Home > Basic Circuits >Digital Circuits > Delay circuit with fixed frequency division factor

Delay circuit with fixed frequency division factor

Source: InternetPublisher:清宁时光 Keywords: Delay Circuit Updated: 2024/08/28

Delay circuit with fixed frequency division factor

The figure shows a delay circuit with a fixed frequency division coefficient. The circuit is composed of a 60-frequency divider 74LS57 and a D flip-flop 7474. The 74LS57 has an independent 6-frequency divider and a 10-frequency divider cascaded by a 5-frequency divider and a 2-frequency divider, and its output terminals are QA, QB and QC respectively.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号