Home > 555 Circuits >555-Delay Timer Circuits > Using NE555 to delay the output of high level circuit

Using NE555 to delay the output of high level circuit

Source: InternetPublisher:supremeOne Keywords: NE555 delay circuit Updated: 2024/10/17

The power-on delay output high level circuit is shown in the figure below. When the power is turned on, since capacitor C has no time to charge, pins ② and ⑥ of the 555 time base circuit are at a high level, and pin ③ outputs a low level. As capacitor C charges, the potential of pins ② and ⑥ of the 555 time base circuit decreases. Until the potential of pin ② is lower than 1/3 Vcc, the circuit state flips, and pin ③ changes from a low level to a high level and remains so. The power-on delay time tw=1.1RC. The diode VD in the circuit is set to discharge capacitor C after the power is turned off. This circuit is generally used to control the delayed connection of high-voltage power supplies or control the delayed connection of other power supply circuits, so this circuit is also called a power-on high-voltage delay circuit.

Using NE555 to delay the output of high level circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号