1864 views|1 replies

31

Posts

0

Resources
The OP
 

How to use FPGA to collect 128KB, 16-bit data? [Copy link]

The input is an analog signal. I found that the built-in ADC of some FPGAs is 12bit, which does not meet the requirements. Can I only input it into the ADC first and then use the FPGA to collect it? With such a low rate, can I directly input it into the upper M0 after the ADC?
This post is from FPGA/CPLD

Latest reply

. . . . . . . . . . Same question  Details Published on 2018-7-14 22:03
 

17

Posts

0

Resources
2
 
. . . . . . . . . . Same question
This post is from FPGA/CPLD
 
 

Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list