4522 views|1 replies

114

Posts

0

Resources
The OP
 

Recommended fpga entry development board [Copy link]

This post was last edited by njiggih on 2018-10-24 12:01
I would like to recommend a development board that is good for getting started. I will introduce it first and write a review in a few days:
The figure below shows the hardware resources of the Mingdeyangmp801 development board. As shown below:
明德扬The mp801 development board has numerous onboard peripherals, ranging from simple LEDs to complex SDRAMs. The onboard EP4CE15F23C8 has 15K logic resources, 504K bit RAM resources, and 3 128M bit SDRAMs, which are suitable for storing large amounts of data. It also has the high-speed parallel DA chip AD9709 with a dual-channel conversion rate of 125Mhz and the high-speed parallel AD chip AD9280 with a conversion rate of 32Mhz, which are easy to program and suitable for algorithm verification. It also uses a 64M spi flash memory to store programs to meet development needs. 1. The schematic diagram of Led lamp is as follows: The 384075 development board adopts the pull-up connection method and has 8 green LEDs on board. The actual position on the development board is as follows: 384076 2. Digital tube There are 8 red digital tubes on board, which are connected to the FPGA in a dynamic display mode. The digital tubes use common anode digital tubes. The actual positions on the development board are as follows: 384078 3. Dip switch The schematic diagram of the dip switch is shown below. The user can set its level to 0 or 1 all the time. 384079 The actual position on the development board is as follows: 384080 4. Buttons The button schematic diagram is shown below. The development board uses 4 independent buttons and a pull-up connection. The default is 1. When the button is pressed, the button's electrical level is pulled low. The actual position of 384081 in the development board is as follows: 384082 5. Buzzer The buzzer adopts an active buzzer. The schematic diagram is shown below. The buzzer is driven by a pnp transistor. When the FPGA driving pin level is 0, the buzzer will make a sound. 384083 The actual position of 384083 in the development board is as follows: 384084 384084 384084 6. Temperature sensor The temperature sensor uses ds18b20, and users can detect the surrounding temperature in real time. The actual position of the development board is as follows: 384085 384085 7. EEPROM memory The onboard AT93C46 memory has a capacity of 1K bit and a storage time of 100 years, which can meet the needs of users to store data that needs to be saved after power failure. The actual position in the development board is as follows: 384086 384086 8. VGA display The VGA display uses a 16-bit data line and can display 65536 colors. Its position in the development board is as follows. 384087 384087 9. SDRAM memory The MP801 development board uses three 128Mbit SDRAMs to meet the needs of large-capacity data storage. The actual locations are as follows: 384088 384088 10. Gigabit Ethernet port The onboard RTL8211 chip realizes Gigabit Ethernet and 1G bandwidth, meeting the user's requirements for transmitting large-capacity data. The actual position in the development board is as follows: 384089 384089 11. USB serial port The onboard CH340 chip realizes USB to serial port conversion. When the user connects the development board and the PC via a USB cable, the serial port assistant can be used to communicate with the FPGA. The actual position is as follows: 384090 384090 12. AD9709 The onboard dual-channel, 125Mhz conversion rate, 8bit, high-speed DA chip meets the needs of common signal generators, filter signal outputs, etc. The actual location is as follows:
13.AD9280 has a 32Mhz conversion rate and 8bit high-speed AD chip on board, which can meet the needs of various signal acquisition and the realization of various common filtering algorithms. The actual position is as follows: 384091 384091 14. Other introductions This development board reserves common CMOS interfaces, among which P8 is compatible with ov7670/5640/7725 cameras. Its position in the development board is as follows. 384093 At the same time, this development board has a TFT screen interface, which is located at the position of P2 in the development board. The TFT screen will be launched soon, so please stay tuned. At the same time, the development board reserves some unused interfaces, the corresponding labels are P12 and P13, and their positions in the development board are shown below.
file:///C:\Users\kong\AppData\Local\Temp\ksohtml\wps3A0F.tmp.jpg file:///C:\Users\kong\AppData\Local\Temp\ksohtml\wps3A1F.tmp.jpg
Finally, the development board provides5V and 3.3V power outputs, the corresponding label is P10, and the position in the development board is shown below.
file:///C:\Users\kong\AppData\Local\Temp\ksohtml\wps3A30.tmp.jpg
Appendix:
Dimension information of Mingdeyang development board: length * width 130mm * 100mm
PCB: 6-layer gold plating process.

图片2.png (32.87 KB, downloads: 0)

图片2.png

图片3.png (410.43 KB, downloads: 0)

图片3.png

图片4.png (410.43 KB, downloads: 0)

图片4.png

图片5.png (614.14 KB, downloads: 0)

图片5.png

图片6.png (28.64 KB, downloads: 0)

图片6.png

图片7.png (236.97 KB, downloads: 0)

图片7.png

图片8.png (17.34 KB, downloads: 0)

图片8.png

图片9.png (352.22 KB, downloads: 0)

图片9.png

图片10.png (27.31 KB, downloads: 0)

图片10.png

图片11.png (339.32 KB, downloads: 0)

图片11.png

图片12.png (317.02 KB, downloads: 0)

图片12.png

图片13.png (214.71 KB, downloads: 0)

图片13.png

图片14.png (169.31 KB, downloads: 0)

图片14.png

图片15.png (268.63 KB, downloads: 0)

图片15.png

图片16.png (246.09 KB, downloads: 0)

图片16.png

图片17.png (218.23 KB, downloads: 0)

图片17.png

图片18.png (206.94 KB, downloads: 0)

图片18.png

图片20.png (208.65 KB, downloads: 0)

图片20.png

图片21.png (157.56 KB, downloads: 0)

图片21.png

图片22.png (57.8 KB, downloads: 0)

图片22.png

图片19.png (164.53 KB, downloads: 0)

图片19.png
This post is from FPGA/CPLD

Latest reply

Nice boss  Details Published on 2018-10-24 11:20
Personal signature官网:www.mdy-edu.com
 

1903

Posts

0

Resources
2
 
Nice boss
This post is from FPGA/CPLD
 
 

Guess Your Favourite
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list