• You can log in to your eeworld account to continue watching:
  • Chapter 2 Section 6
  • Login
  • Duration:34 minutes and 14 seconds
  • Date:2016/10/13
  • Uploader:量子阱
Introduction

"Signals and Systems " is an important compulsory basic course (public platform basic course) for more than 20 undergraduate majors in Xidian University . In 2013 , the course was transformed and upgraded to a national quality course resource sharing course . The course focuses on three important issues: basic signals and their phases, signal decomposition, and LTI system analysis methods, striving to highlight analysis methods and principles. The scientific method of analogy between "continuous" and "discrete" is used to advance the evolution of knowledge in an orderly manner from the time domain, frequency domain to the transform domain, making the content more systematic and logical.


Unfold ↓

You Might Like

Recommended Posts

MCU traffic light information/course design/graduation design information
The attachment is a brief introduction to the microcontroller traffic light information. If you need it, you can contact me and I will send it to you via email.
51armfpga MCU
Please recommend a microcontroller that meets the requirements
The requirements are as follows: There are two serial ports with large flash (similar to P89C669 with 96k flash).
lshfrandy Embedded System
Wince application cannot intercept VK_MENU key
[code] C/C++ code //Send.exe keybd_event(VK_MENU, 0x0, KEYEVENTF_SILENT, 0); keybd_event(VK_MENU, 0x0, KEYEVENTF_SILENT | KEYEVENTF_KEYUP, 0); //Rev.exe BOOL CRev::PreTranslateMessage(MSG* pMsg) { //
xuancai WindowsCE
Showing off the books I bought at the JD Reading Festival. I’m a little disappointed.
[size=3]Dongdong is having a reading festival these days, with coupons worth 300-200. I just saw the book "Analog Circuit Design Handbook" not long ago. The original price is 249.6, with 1038 pages. I
fjjjnk1234 Talking
"Buffer overflow" error occurs during vivado operation
This error always occurs during the "run implementation" process of vivado. Clicking "Abort" or "Ignore" will directly exit vivado. This error also occurs on an ordinary laptop with 4G memory. No othe
sanhuasr FPGA/CPLD
XILINX NEXYS3 digital tube
[i=s]This post was last edited by hjl240 on 2014-2-6 23:12[/i] [align=left]This experiment realizes the display of minutes and seconds on the digital tube, and the first LED flips its state every 1 se
hjl240 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号