• Duration:8 minutes and 8 seconds
  • Date:2024/03/31
  • Uploader:Lemontree
Introduction
Loop analysis and compensation of Buck converter of switching power supply
1. Transfer function H(s) 0:43-3:06
2. Review of control theory 3.07:-4:21
3. System stability criteria 4:23-8:50

4. Buck converter architecture review - voltage mode 8:51-13:18
5. Time domain performance of the compensator 13:19-15:40
6. Pole and zero point 15:41-17:18

7. Second-order system transfer Function H(s) 17:19-19:47 
8. Gain/phase curve of second-order LC circuit 19:49-22:01
9. PWM generator 22:02-24:03
10. Overall gain of power supply 24: 04-25:22
11. Power circuit gain of analog power supply 25:23-26:10
12. Example calculation 26:11-26:35

13. Influence of output capacitor equivalent series resistance ESR 26:36-28:41
14 , Open-loop loop gain 28:42-30:59
15. Establishing a closed-loop control system 31:00-31:37
16. Compensator transfer function 31:38-32:56
17. Compensator frequency response 32:56- 34:02
18. Compensator transfer function 34:03-35:10
19. Analog compensator design case 35:11-38:50

20. Open loop gain 38:54-39:05
21. Open loop gain Bird Figure 39:06-39:18
22. Switching power supply stability test - network analyzer (loop analyzer) 39:19-41:49
23. Load dynamic test 41:50-42:19
24. Typical switching power supply Dynamic response characteristics 42:20-44:10
Unfold ↓

You Might Like

Recommended Posts

Is there any engineer who knows about UCC28950 chip?
Hello, I am using UC3854 chip PFC80-265V power supply to 400V, and I want to use UCC28950 chip to rectify the DC-DC to the maximum output of 48V 20A. I want to use the voltage regulation mode. I have
OUYANG Analogue and Mixed Signal
Is BoosterPack universal?
[size=5]Boost means VT, which stands for "promote and increase"; "support", and "pack" means "pack". It is a boost pack. Today I saw the schematic diagram of Hercules TMS570LS04x/03x and RM42x LaunchP
ddllxxrr Microcontroller MCU
Are we playing with our phones, or are our phones playing with us?
[url=http://tc.people.com.cn/n/2013/1108/c183175-23479227.html]http://tc.people.com.cn/n/2013/1108/c183175-23479227.html[/url] [color=rgb(51, 51, 51)][font=SimSun]Original title: Survey shows that mos
wangfuchong
Regarding the setting of scale_sch of fft ip core in xilinx
Hi everyone, I am doing a 2048-point fft, which uses the reduction bit scale_sch, which has a bit width of 12 bits. If I want to reduce it by 2^9, that is, by 512 times, when simulating , I find that
eeleader FPGA/CPLD
EEWORLD University ---- Getting Started with Atmel SAM D Design - How to Configure UART
Atmel SAM D Design Introduction - How to configure UART : https://training.eeworld.com.cn/course/572
chenyy MCU
157 things you should know when you are a DSP
DSP is often used in embedded system development. Here are more than 100 questions that you should know the most: How to mix 5V/3.3V? The development of TI DSP is the same as the development of integr
Benjoy DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号