How to simulate multiple FPGAs?
For example, if two FPGAs are used in the design and you want to do post-simulation with delay information, what should you do?
Error[e16]: Segment CSTACK (size: 0x50 align: 0x1) is too long for segment definition. At least 0x33 more bytes needed. The problem occurred while processing the segment placement command "-Z(DATA)CST
[table=98%,rgb(239, 245, 249)] [tr][td]Shenzhen Dongjin Intelligent Technology Co., Ltd. is a high-tech enterprise focusing on industrial automation and intelligence. The "Dongjin Technology" brand AG
[font=微软雅黑][size=4]First of all, I admit my mistake. I missed the review on LCD and TOUCH BoosterPack on the 14th, and missed the review on the 21st, which made this review almost a monthly review. I'