• You can log in to your eeworld account to continue watching:
  • Whole-board copper laying and adding ground vias
  • Login
  • Duration:17 minutes and 28 seconds
  • Date:2021/01/31
  • Uploader:F凡亿教育
Introduction
keywords: Cadence

Cadence Allegro 16.6 -4-layer quad HDMI circuit

This set of tutorials uses the new version of Cadence Allegro 16.6 to explain it in stages. From the creation of schematic libraries, schematics, PCB libraries to the layout and routing of PCB design, the whole process is explained and communicated with everyone. How to draw each device? How is it placed? How to pull each wire? What are the power cords? What are signal lines? These will be explained in detail one by one, and novices can generally do it themselves after reading it once. The entire process from scratch is explained clearly, so that as a novice, you can really learn something.

Unfold ↓

You Might Like

Recommended Posts

How to set the coordinate mapping method in EVC
The coordinate mapping method in vc++ can be set directly through SetMapMade(), but EVC drawing cannot. How can I solve this problem? ? ? Thank you
nwuwmz Embedded System
Principles and requirements for the 2009 National Undergraduate Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:30[/i][b][font=华文中宋][size=16pt][font=宋体]I. Principles and requirements of proposition[/font][/size][/font][/b] [font=宋体][font=新宋体-18030][size
open82977352 Electronics Design Contest
A small problem in the FPGA course design, please help me take a look...
Recently, the teacher assigned a course design to realize a music jukebox using FPGA. Store 3 music scores in ROM, and then switch songs by pressing buttons. The specific requirements are as follows:
panxiao FPGA/CPLD
In the ECG common mode rejection ratio test, why is a 20Vrms/50Hz sinusoidal signal selected as the test signal?
As the title says, I have looked at the common mode rejection ratio test schemes of YY1139 and IEC60601-2-25 before. I don’t quite understand why the 20Vrms/50Hz sine test signal is selected. I would
dswu233 Analog electronics
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?
蓝雨夜 Talking
PIC struct nesting MPLAB compilation error!
Please help me solve the problem. There is a statement that can be compiled in C51: struct{ any_data[5]; any_data[8]; }no1; struct{ struct part no1[2]; any_data[2]; }no2; and passed to PIC: struct{ an
zhf6050 Microchip MCU

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号