• You can log in to your eeworld account to continue watching:
  • FPGA implements touch screen pinball game design 01 - background color display 01
  • Login
  • Duration:10 minutes and 22 seconds
  • Date:2019/12/13
  • Uploader:Lemontree
Introduction
keywords: FPGA Motor EDA
 EDA technology refers to Electronic Design Automation (Electronic Design Automation) technology. It is an electronic design technology that uses computers as a working platform and integrates the latest achievements in electronic technology, computer technology, and intelligent technology. Broadly speaking, it includes IC design, electronic circuit design, PCB design, and electronic circuit simulation.

This course mainly focuses on the application of programmable logic devices (such as CPLD, FPGA) in the field of digital electronic system design. The characteristic of the course is that teaching is carried out through typical examples. By imitating the examples, learners can quickly master the Verilog HDL language and the basic design methods of programmable logic devices in a short time, so as to play a role in course design, graduation projects, and scientific research, and improve themselves. practical ability, computer application ability and innovation ability.

In addition, this course also provides the majority of learners with engineering practice cases "Touch Screen Pinball Game Design" and "FPGA-based Permanent Magnet Synchronous Motor Drive Control System". It also provides the top-level scheme of the system and the design methods of each module to develop learners. perspective, providing powerful assistance for an in-depth understanding of the course.
Unfold ↓

You Might Like

Recommended Posts

About DDS IP core output frequency range
I would like to ask you, in Xilinx's DDS IP core, if there is no DAC for digital-to-analog conversion, will the frequency of the DDS output have multiple Nyquist zone images like DAC or ADC?
eeleader FPGA/CPLD
Every time I come to this section, I feel chilled! ~
I feel disappointed every time I come to this forum! ~This forum should be very popular, why are there so few netizens visiting! ~I really don't understand! ~
wanghongyang Buy&Sell
Why does a NAND block need to be discarded if one page is damaged?
Reposted from [url]http://blog.sina.com.cn/s/blog_679f935601013zjx.html[/url]The above picture shows the internal structure of NAND. WL is a number of pages, and a group of (64) WLs is a block. From t
白丁 FPGA/CPLD
It's not easy to sit in front of the computer all day, here are some wallpapers for you to enjoy
Some of them are pure landscapes, not suitable for wallpapers, please take a look.
huchuan987 Talking
How to remove the echo information during serial communication?
For example: SL_Open 0x30860 (0 opens) abcdefghi My content is abcdefghi, which is issued by the RELEASE version. How can the SL_Open above be screened out?
穆特兰舍 Embedded System
What do you do after get off work?
Haha, I'm also a bit confused. I really care about what everyone does after get off work. I usually watch TV series, read books, chat and eat. Haha
幸福的娃 Talking

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号