• You can log in to your eeworld account to continue watching:
  • Hands-on practice-kernel multi-tasking concurrency example (Part 2)
  • Login
  • Duration:12 minutes and 8 seconds
  • Date:2019/10/25
  • Uploader:老白菜
Introduction
In the study of the huge Linux kernel source code, how to grasp the main clues and ideas, and how to effectively apply what has been learned, the main lecture of this course is based on my 20 years of research and teaching on the Linux kernel. Effective summary, using the separation of mechanisms and strategies as the guiding ideology, analyzes the design ideas and data structures of the Linux kernel, allowing everyone to enter the Linux kernel by writing Linux kernel modules and analyzing source code after studying each chapter. door. At the same time, we invite kernel expert Mr. Xie Baoyou and front-line engineer Zhang Tianfei to share their many years of experience in kernel combat at the front line of enterprises, so that you can be consistent in your hands-on practice, from theory to practice, and from practice to theory, open up the connection between knowledge, and master the system. Level software design ideas and methods. Welcome everyone to learn the top work in the open source world - the Linux kernel.
Unfold ↓

You Might Like

Recommended Posts

Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines
tmstd Electronics Design Contest
MSP430FR2311 LaunchPad Development Kit
Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des
Aguilera Microcontroller MCU
Compilation Warnings
What is the reason for the following warning? clk is the input global clock. Warning: Found pins functioning as undefined clocks and/or memory enables Info: Assuming node "clk" is an undefined clock I
火箭_1991 FPGA/CPLD

Recommended Content

Hot VideosMore

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号