Definition and working principle of fast charging QC2.0/3.0 protocol

Publisher:AngelicHeartLatest update time:2023-06-19 Source: elecfans Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

What is the Quick Charge QC2.0/3.0 protocol?

1. QC2.0 protocol

QC2.0 is the Quick Charge 2.0 technology, which is the 2.0 version of the fast charging technology released by Qualcomm. QC2.0 technology was integrated with the fast charging solution when Qualcomm launched Snapdragon 800 in 2013. There are fast charging chargers that support mobile phones and other mobile devices that support the QC2.0 protocol for fast charging.


Chargers based on the QC2.0 protocol can output four voltage groups: 5V, 9V, 12V, and 20V, and there are two standards: ClassA and ClassB. The ClassA standard QC2.0 protocol supports three voltage groups: 5V, 9V, and 12V, and the ClassB standard QC2.0 protocol supports four voltage output groups: 5V, 9V, 12V, and 20V. Since 20V is not commonly used, the chargers and power banks on the market are mainly based on the ClassA standard.


2. QC3.0 protocol

QC3.0 is an upgraded version of QC2.0. The biggest improvement is that QC3.0 supports output voltage changes of 0.2V per gear. QC2.0 only supports four sets of fixed voltage outputs, while QC3.0 supports output voltages from 3.6V to 20V.

Similarly, the QC3.0 protocol also has ClassA and ClassB. The ClassA standard QC3.0 supports output voltage variations from 3.6V to 12V, and the ClassB standard QC3.0 supports output voltage variations from 3.6V to 20V. Similarly, chargers and power banks on the market are mainly based on the ClassA standard.


Working principle of QC2.0/3.0 protocol

1. Quick Charge QC2.0

The working principle of QC2.0 is that the device (such as a mobile phone that supports fast charging) outputs a voltage signal to the charger through the USB data communication port D+/D-. The charger has a built-in USB input decoding chip, and then the charger will output the target voltage.


Let’s put it this way, QC2.0 increases the output voltage and charging power under the charging current limit to reduce the charging time.


For example, an ordinary mobile phone is charged at 5V1A, but if it supports fast charging, it can be increased to 9V1A or 12V1A, so that the charging power becomes larger and the charging is faster. However, it should be noted that the manufacturer of the charger itself designs the output power to be greater than or equal to 12W, otherwise it is impossible to reach 12V1A.


When a device that supports the fast charging protocol is charged with a fast charging charger, assuming that the charger is at maximum output power, the output may be 5V2.4A, 9V1.33A, or 12V1A.

Definition and working principle of fast charging QC2.0/3.0 protocol

The above figure is the internal block diagram of the QC2.0 chip CHY100. The D+ and D- signal pins are used for device communication. The voltage on D+ and D- on the device is detected to determine which switch tube of N1/N2/N3 to open.

Definition and working principle of fast charging QC2.0/3.0 protocol

The charger output voltage = (upper voltage divider resistor/lower voltage divider resistor + 1) x 2.5V, R4 is the upper voltage divider resistor and will not change. If you don't understand the charger voltage regulation and voltage division, you can read the knowledge of switching power supply.

If N1 is turned on, R5 and R6 will be connected in parallel, and the resistance will be smaller than before, that is, the lower voltage divider resistance of the output voltage stabilization circuit will be smaller, and the output voltage will increase to 9V. Similarly, if N1/N2 are all turned on, then R5, R6 and R7 are connected in parallel, the lower voltage divider resistance will be smaller, and the output voltage will increase again to 12V. If N1/N2/N3 are all turned on, then R5, R6, R7, and R8 are connected in parallel, the lower voltage divider resistance will be smaller, and the output voltage will increase again to 20V. See the figure below for details.

Definition and working principle of fast charging QC2.0/3.0 protocol

2. Quick Charge QC3.0

The principle of QC3.0 is similar to that of QC2.0, except that the voltage output selection of QC3.0 is more flexible.

When using QC3.0, the portable device submits voltage selection requests through the D+ and D- signals of the USB interface, and there may be irregular USB data communications at the same time.

QC3.0 is equivalent to QC2.0 in discrete mode, and selects VBUS through static D+/D- values ​​with three-level logic of 0V, 0.6V, and 3.3V; in continuous mode, the new QC3.0 increases or decreases VBUS in small steps of 200mV, allowing portable devices to choose the most suitable voltage to achieve ideal charging efficiency, which is more flexible. Its maximum load current is limited to 3A and the maximum power can reach 60W.

Definition and working principle of fast charging QC2.0/3.0 protocol

The above is just a brief introduction to the knowledge of QC2.0 and 3.0. Students who want to learn in depth can search for more information online.

Reference address:Definition and working principle of fast charging QC2.0/3.0 protocol

Previous article:WTK6900 speech recognition chip overview and features
Next article:Overview of the detailed performance of the Naifo amplifier NTP8928 chip

Recommended ReadingLatest update time:2024-11-16 09:51

The new Zen 3 architecture has helped AMD's second-quarter revenue soar
AMD released its second quarter financial report for fiscal year 2020, with revenue of US$1.9 billion and net profit up 349% year-on-year.   The report showed that AMD's second-quarter revenue was US$1.932 billion, up 26% from US$1.531 billion in the same period last year and 8% from US$1.786 billion in the previous q
[Embedded]
The new Zen 3 architecture has helped AMD's second-quarter revenue soar
Porting Python3 to TQ2440 (Part 2)
In the previous blog post, we started the system by mounting the root file system with NFS. Next, we solidified the root file system with Python 3 transplanted into NandFlash. However, since Linux-4.9 currently does not support the Yaffs2 file system, we use the Jiffs2 file system. Below we divide it into several pa
[Microcontroller]
S3C2440 Interrupts
The CPU and peripherals constitute a computer system. The CPU and peripherals are connected through a bus for data communication and control. The CPU manages and monitors all hardware in the computer system. Usually, the hardware is managed and monitored in two ways: Query method: The CPU keeps querying the cur
[Microcontroller]
S3C2440 Interrupts
Foundry Q3 Outlook: TSMC is the Only One in the Positive Trend
The traditional peak season for the foundry industry is approaching. Due to the weak global economy, UMC and TSMC's third-quarter operations may not be as strong as the peak season. Only TSMC has an optimistic outlook and its performance is expected to maintain peak season levels. UMC and TSMC's performance in July ro
[Mobile phone portable]
It is reported that the cooperation between Tencent and Meta has been suspended. Both parties originally planned to launch the entry version of Quest 3 in China.
According to reports on January 19, according to VR Gyro, Tencent received a notice from Meta last month that it would suspend the current cooperation between the two parties on this generation of XR hardware. According to reports, the reason for the suspension of cooperation may be conflicts and differences in concep
[Internet of Things]
The Jiwei Index rose 1.11%; STMicroelectronics' Q3 revenue was lower than expected
The three major A-share indexes fluctuated today, with the Shanghai Composite Index and the ChiNext Index closing slightly lower, and the Shenzhen Component Index closing in the red. The turnover of the two markets remained above 1 trillion yuan, reaching 1.2 trillion yuan today. Most industry sectors closed higher, a
[Mobile phone portable]
The Jiwei Index rose 1.11%; STMicroelectronics' Q3 revenue was lower than expected
Design of MP3 music player based on single chip microcomputer
1. Hardware Solution This design uses a single-chip microcomputer as the core controller to design a music player, which mainly completes the task of extracting and playing audio file data stored in the TF card. The player is similar to the music player software of a personal computer. It can identify and extract WMA
[Microcontroller]
Design of MP3 music player based on single chip microcomputer
SAMSUNG S3C9454 Sample Program
//PROJECT : EA21 // IC       : SAMSUNG S3C9454 #include "ioS3C9454.h"              //Write it yourself, pay attention to const ? //**************************** //  PIN  define area  //***************************** #define  CONTROL_RelayLight (P0&0x04)     //P0.2 #define  SET_RelayLight         (P0|=0x04)     #define
[Microcontroller]
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号