Samsung announces upcoming 236-layer V-NAND 3D memory

Publisher:EEWorld资讯Latest update time:2022-08-18 Source: EEWORLDKeywords:NAND Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

In addition to Micron and SK Hynix announcing 200+ layer NAND, Samsung also announced that it is preparing to start mass production of its 8th generation 236-layer V-NAND 3D memory, bringing higher performance and density to solid-state storage devices.


Samsung was years ahead of its competitors with 24-layer V-NAND flash memory in 2013, and it took quite some time for other companies to catch up. But since then, the Korean giant has become more cautious, as building hundreds of layers of NAND has become increasingly difficult. This year, Micron and SK Hynix beat Samsung to the punch with 232-layer and 238-layer 3D TLC NAND devices. But Samsung is not standing still and is preparing to start mass production of 236-layer 3D NAND memory (which will, of course, be named V-NAND), according to Business Korea.


Samsung produced the first samples of V-NAND memory with more than 200 layers in mid-2021, so it should now have enough technical experience to start mass production of such devices. Unfortunately, it is difficult to judge the capacity of Samsung's upcoming 8th generation V-NAND chips at this time. Nevertheless, we are sure that one of the company's next-generation NAND memory goals will be faster interface speeds and other performance characteristics to achieve the next generation of best-in-class SSDs.


In order to build competitive solid-state storage solutions for upcoming desktops and notebooks with PCIe Gen5 interfaces and smartphones supporting UFS 3.1 and 4.0 interfaces, Samsung needs NAND devices with high-speed interfaces. Today Samsung's V7-NAND already has an interface speed of up to 2.0 GT/s, but we expect the company to further increase the interface speed of its V8-NAND.


Another expectation of Samsung's 8th-generation V-NAND is to increase cell block size and reduce read latency, thereby optimizing the performance of large-capacity 3D NAND devices.


While increasing the number of NAND layers is sometimes considered an easy way to scale flash memory, this is not the case. Making NAND layers thinner (and therefore NAND cells smaller) requires new materials to reliably store charge. In addition, because etching hundreds of layers is challenging (and may not be economically feasible), 3D NAND manufacturers need to adopt techniques such as string stacking to build 3D NAND with hundreds of layers. Samsung has not yet adopted string stacking in its 176-layer V7-NAND, but it remains to be seen whether the technology will be used in the 236-layer V8-NAND.

Keywords:NAND Reference address:Samsung announces upcoming 236-layer V-NAND 3D memory

Previous article:Multi-chip stacking packaging technology
Next article:Rambus expands portfolio of DDR5 memory interface chips for data centers and PCs

Recommended ReadingLatest update time:2024-11-16 16:39

SK Hynix launches the world's first consumer-grade SSD based on 128-layer NAND flash memory!
According to BusinessKorea, SK Hynix has released the world's first consumer-grade SSD based on 128-layer NAND flash memory - SK Hynix Gold P31, which is available in two storage capacities of 500GB and 1TB. The product is now available on Amazon. According to reports, Gold P31 supports PCIe NVMe interface based on
[Mobile phone portable]
Kioxia is ambitious and aims to achieve 1,000-layer stacking of 3D NAND flash memory by 2027
On June 28, Kioxia ended its 20-month NAND flash memory production reduction plan, and the production line operation rate of its two factories in Japan increased to 100%. Last week, it disclosed its 3D NAND roadmap plan. According to reports from PC Watch and Blocks & Files, Kioxia aims to reach the 1,000-layer
[Semiconductor design/manufacturing]
Kioxia is ambitious and aims to achieve 1,000-layer stacking of 3D NAND flash memory by 2027
Description of the address change of s3c2440_write_addr_lp function in S3C2440NAND operation
Source Program static void s3c2440_write_addr_lp(unsigned int addr) { int i; volatile unsigned char *p = (volatile unsigned char *)&s3c2440nand- NFADDR; int col, page;   col = addr & NAND_BLOCK_MASK_LP; page = addr / NAND_SECTOR_SIZE_LP; *p = col & 0xff; /* Column Address A0~A7 */ for(i=0; i 10; i++); *p
[Microcontroller]
Description of the address change of s3c2440_write_addr_lp function in S3C2440NAND operation
Agency said Samsung's wafer foundry business Q3 revenue of US$5.58 billion exceeded NAND flash memory business for the first time
According to foreign media reports, Samsung Electronics, which has a later mass production of 7nm and 5nm process technology and is the first to mass produce 3nm process technology, is TSMC’s biggest competitor in the field of wafer foundry. Although the two are far apart in terms of market share, But Samsung Electron
[Semiconductor design/manufacturing]
Latest Embedded Articles
Change More Related Popular Components
Guess you like

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号