Article count:25239 Read by:103424336

Account Entry

As RISC-V grows stronger, Nuclei Technology and Andes Technology announce the establishment of a comprehensive and in-depth strategic partnership!

Latest update time:2021-08-31 02:35
    Reads:

On February 18, 2019, at the beginning of the new year, Nucleotech and Andes Technology announced the establishment of a comprehensive and in-depth strategic partnership. In the future, the two parties will carry out comprehensive and in-depth cooperation in the fields of technology cross-licensing, product development, technical support, sales channels and market promotion, jointly promote processor core IP products based on RISC-V architecture, accelerate industry implementation and ecological construction, and provide the most professional and high-quality services to global customers.


Andes Technology Corporation is an internationally renowned processor core IP listed technology company. It was founded in 2005 in Hsinchu Science Park, Taiwan. For more than ten years, it has been committed to creating value for customers and taking it as its mission to improve the speed of customer SoC product development. It focuses on providing customers with high-quality 32/64-bit RISC-V embedded processor cores and supporting software and hardware solutions, including the V5 instruction set based on the RISC-V architecture. Andes Technology's processor core AndesCore™ development technology is mature and has achieved considerable results in commercial promotion. In 2018 alone, the number of SoC chips embedded with Andes processor cores exceeded 1 billion, and the cumulative number reached 3.5 billion by the end of 2018. They are widely used in the fields of Internet of Things, voice recognition, deep learning, video games, touch screen controllers, GPS, wireless charging, storage, Bluetooth, WiFi, network equipment and sensors. Andes Technology is a founding member of the RISC-V Foundation, the convener or co-convener of several task groups, and one of the main maintainers of the RISC-V open source software GNU/LLVM tool chain and Linux core-related software. It also serves as the vice chairman of the China RISC-V Industry Alliance and is very active in promoting the RISC-V architecture and ecosystem.


Nuclei System Technology is a leading RISC-V processor core IP and solution company in mainland China. Since its inception, the company has focused on the research and development of RISC-V processor cores, helping to build the local RISC-V ecosystem and empowering local industries. Nuclei System Technology has developed rapidly since its establishment. In just a few months, it has completed key steps such as team building, tens of millions of angel round financing, and new product development and delivery. Nuclei System Technology is currently a silver member of the RISC-V Foundation, the vice chairman unit of the China RISC-V Industry Alliance, and a member unit of the China Open Instruction Ecosystem (RISC-V) Alliance.



Mr. Lin Zhiming, General Manager of Andes Technology, said that as the most representative RISC-V startup in mainland China, Nucleotech has emerged as a rising star in the RISC-V field in China. Nucleotech has a professional and strong local R&D and execution team. The cooperation between the two parties is in line with one of the core concepts of RISC-V - openness. With an open and cooperative mentality, concentrating everyone's advantageous resources will greatly accelerate the ecological development and local industrialization process of RISC-V. The cooperation between the two parties will produce a result of 1+1 far greater than 2, and they are full of expectations for deeper cooperation in the future.


Mr. Hu Zhenbo, founder of Nuclei Technology, said that Andes Technology, as an internationally renowned listed technology company for processor core IP, has a complete overseas sales and support network. Andes Technology has the industry's best RISC-V compiler technology, software development tool chain and strong processor core IP reserves, while Nuclei Technology has professional and strong processor core IP R&D capabilities. The cooperation between the two parties can complement each other. The processor core IP developed by Nuclei Technology not only serves the local industry, but can also be sold overseas through Andes Technology's international sales and support channels. It has positive industrial significance for the expansion and strengthening of China's local processor core IP industry, thereby breaking the international monopoly.


The latest achievement of the cooperation between Nuclei Technology and Andes Technology, the AndesCore™ N22 series processor core IP based on the RISC-V architecture, has recently been officially released and launched on the market. This processor can be widely used in the Internet of Things (IoT) and embedded low-power fields, as well as control fields with high real-time requirements.


Mr. Hu Zhenbo, founder of Nucleo, said that in the open RISC-V ecosystem, there are also many open source free processor cores developed by different institutions, organizations or individuals, and users are faced with free and diverse choices. Therefore, commercial high-quality RISC-V processor core IP must have five elements:


  • Professional, high-quality, and timely localized services ensure the long-term success of our customers;

  • First-class design, mature and robust design methods, good code readability, and sufficient verification to ensure quality. Bringing convenience and confidence to customers' chip integration and ASIC processes. Improving product R&D efficiency for customers and seizing market opportunities are the basic requirements for commercial processor core IP;

  • Excellent PPA (Power Performance Area) parameters and good scalability bring excellent competitiveness and differentiation to customers' products;

  • Excellent code density saves valuable on-chip SRAM, Flash or ROM for customers' chips;

  • The first-class graphical integrated development environment (IDE) improves user productivity through complete functions and excellent experience, which is extremely important for chip products targeting the AIoT field.


The AndesCore™ N22 processor core IP jointly developed by Nuclei Technology and Andes Technology fully meets the above five elements:


  • Coreline Technology has a fully localized processor R&D and support team to provide customers with professional, high-quality and timely localized services;

  • This processor core IP will be the most advanced commercial RISC-V processor core on the market. Among the RISC-V processor cores of the same level:

    Supports Andes Technology's RISC-V V5/V5e extended instruction set, with the best PPA index, performance can exceed 3.93 CoreMark/MHz ; gate count can be as low as 15K (minimum available configuration); frequency up to 800MHz (worst-case) and dynamic power consumption can be as low as 2.0 uW/MHz (TSMC 28nm HPC+) ;

    Optional functions such as dynamic branch prediction, fast multiplier, local memory for instructions and data, instruction cache, etc. can effectively improve processor performance;

    The latest fast interrupt standard is adopted, and the real-time performance of interrupt response is greatly improved;

    Adopt the latest debugging standards, with richer and more flexible debugging capabilities; also provide two-wire debugging module, which can save chip pin count and cost;

    The N22 processor core IP is written in the mature and robust Verilog HDL language, which has good user readability.

  • 除了支持RISC-V公版工具链外,在使用晶心科技商业工具链的情况下,能够显著提升代码密度,缩小程序大小,降低客户芯片内存储的大小,缩小芯片的面积,降低成本和功耗;

  • In addition, AndeSight™, a professional graphical integrated development environment (IDE) that comes with the N22 processor core, is currently the industry's most outstanding and widely accepted professional RISC-V IDE development tool. It is now also available for free download, allowing users to experience the efficiency improvement brought by the complete IDE functions first.


AndesCore™ N22 processor core IP has won market recognition since its release and is currently being introduced to several well-known chip customers at home and abroad. More advanced features will be added in the future, so stay tuned!



Dr. Dai Weimin, Chairman of the China RISC-V Industry Alliance (CRVIC), said that the open RISC-V ecosystem is an opportunity for China's semiconductor industry. Nucleotech and Andes Technology are both initiators and vice-chairman units of CRVIC. The in-depth strategic cooperation between the two parties will take advantage of the opportunity of RISC-V to improve the independent, controllable, innovative and prosperous processor ecosystem, promote the development of the processor core IP industry in China and even the world, especially the application of RISC-V in fragmented scenarios of the Internet of Things and heterogeneous computing of artificial intelligence.


Professor Bao Yungang, Secretary General of the China Open Instruction Ecosystem (RISC-V) Alliance (CRVA), said that the biggest feature of RISC-V is "openness", because openness brings it great vitality. Andes Technology, as a founding member of the RISC-V Foundation and the main maintainer of the RISC-V open source tool chain and Linux kernel, and Corelight Technology, as the creator of the RISC-V open source processor core Hummingbird E203, have made great contributions to the open source community. The cooperation between the two with an open mind is bound to accelerate the development of the RISC-V ecosystem and the maturity of related technologies, and enhance China's voice in the RISC-V community.


Today is the 1861st issue of content shared by "Semiconductor Industry Observer" for you, welcome to follow.

Recommended Reading


Semiconductor Industry Observation

" The first vertical media in semiconductor industry "

Real-time professional original depth


Recognize the QR code , reply to the keyword, read more

M&A|CES|Open Source|RF|5G|GaN|Exhibition|VCSEL

Reply Submit your article and read "How to become a member of "Semiconductor Industry Observer""

Reply Search and you can easily find other articles that interest you!

About Moore Elite

Moore Elite is a leading chip design accelerator with the vision of "making it easy to make chips in China". Its business includes "chip design services, supply chain management, talent services, and enterprise services", and its customers cover 1,500 chip companies and 500,000 engineers. We are committed to providing ASIC design and Turnkey solutions, from Spec/FPGA/algorithms to chip delivery, including: chip architecture planning, IP selection, front-end design, DFT, verification, physical design, layout, tape-out, packaging and testing services. Since 2012, our team has been focusing on accumulating technical capabilities to help customers achieve optimal chip performance, and support flexible service models such as Turnkey, NRE, professional consulting and on-site. Moore Elite currently has 230 employees worldwide, headquartered in Shanghai, with branches in Beijing, Shenzhen, Hefei, Chongqing, Suzhou, Guangzhou, Chengdu, Xi'an, Nanjing, Xiamen, Hsinchu and Silicon Valley.



Click to read the original article to learn more about Moore's elite

Featured Posts

How do you allocate the IO pins of the microcontroller?
Astitle Whendesigningschematics,electronicengineerswhodon'tknowembeddedprogrammingencountersomeschematicsthatuseADC,DAC,timers,andserialports.TheyusuallychangetheIOportrepeatedlyincombinationwiththelayout,andhave
呜呼哀哉 Analog electronics
Rarely Asked Questions: Are there truly glitch-free voltage supervisor ICs?
question Doesatrulyglitch-freevoltagesupervisorICexist?Orisitjustaconcept? answer Yes,trulyglitch-freesupervisoryICsexist.TheMAX16161/MAX16162areexamplesoftheseICs,whichgenerateareliableresetsign
okhxyyo Power technology
【RPi PICO】pico-debug
From:https://github.com/majbthrd/pico-debug/ TheRP2040hastwoARMCortex-M0+cores,wherethesecondcoreisnormallykeptdormant. pico-debugrunsononecoreoftheRP2040,providingaUSBCMSIS-DAPinterfacetodebugtheothercore.Non
dcexpert MicroPython Open Source section
【AT32A403A Automotive MCU Development Board】 FreeRTOS Porting
LearntoporttheFreeRTOSsystemontheAT32A403developmentboard. 1.FreeRTOSsourcecodedownload Sourcecodedownloadaddress:https://www.freertos.org/zh-cn-cmn-s/a00104.html 2.CodeMigration Addingsourcecodetothepr
TL-LED Automotive Electronics
Mir Edge AI Computing Box FZ5 Review Summary
bigbat'sevaluationreport *【MillEdgeAIComputingBoxFZ5Evaluation】Firstexperiencewithimagerecognition *FirstExperiencewithObjectDetection *Real-timeVideoFillingRecord zzx1997'sevaluationreport *InitialUnboxing
okhxyyo Embedded System
Why when I search for the definition of the flash_open() function, I find #define flash_open()
Thereisafunctionflash_open()inafunction.Whenlookingforthedefinitionofthisfunction,itisfoundthat#defineflash_open().Ifthisflash_open()functionisasystemnativefunction,thenwhyis#defineflash_open()stillneeded?
一沙一世 MCU

Latest articlesabout

 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us About Us Service Contact us Device Index Site Map Latest Updates Mobile Version

Site Related: TI Training

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

EEWORLD all rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2021 EEWORLD.com.cn, Inc. All rights reserved