pdf

Design and implementation of 7-segment digital tube decoder

  • 2013-06-20
  • 91.56KB
  • Points it Requires : 2

7-segment digital tube decoder design and implementation Experiment 2 7-segment digital tube decoder design and implementation [Experimental purpose] Familiar with the syntax of VHDL language Understand the connection between modules [Key points and difficulties] Use of port map in VHDL language Modular design method [Equipment]

unfold

You Might Like

Uploader
雪人001
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×