rar

High-performance DSP implemented using Virtex-4 FPGA

  • 2013-07-01
  • 628.67KB
  • Points it Requires : 1

This book is a must-read for DSP designers who want to reduce the power consumption of the Virtex™-4 XtremeDSP™ block. This book describes the various features of the block in detail and provides multiple examples to show you how to reduce power consumption and increase the flexibility of this powerful IP block. When plugged into the XtremeDSP block, you can get the highest performance and lowest power consumption at the lowest cost.

unfold

You Might Like

Uploader
论文帝
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×