rar

Design of a Long Linear CCD Driving Sequential Circuit Based on FPGA

  • 2013-07-01
  • 348.5KB
  • Points it Requires : 1

Abstract: The design of driving timing circuit is the key technology of CCD application. Based on the analysis of the driving timing relationship of ATMEL\'s TH7834C long-line array CCD device, the driving timing circuit of TH7834C is designed. Field programmable gate array (FPGA) is selected as the hardware design platform, and the driving timing circuit is described in hardware using VHDL language. The designed driving timing is simulated by EDA software and adapted to ALTERA\'s field programmable gate array EPFl0K30RC240-3. The engineering practice results show that the designed driving timing circuit can not only meet the driving requirements of TH7834C CCD, but also has simple structure, low power consumption, low cost, strong anti-interference ability, high practical value, and is suitable for other types of CCD.

unfold

You Might Like

Uploader
论文帝
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×