Abstract: This paper analyzes and studies the many problems existing in the driving of DALSA\'s 1024-element 4-port output linear array CCD IT-P1. In view of the problems that CCD IT-P1 adopts multi-port output technology, high driving frequency requirements, and difficult to achieve driving timing, a method of using CPLD (Complex Programmable Logic Device) devices combined with hardware programming language VHDL to finally achieve high-frequency driving is proposed. Compared with the use of traditional gate circuits to achieve high-frequency driving, this method realizes a large number of gate circuit functions, solves the interference and procurement problems of a large number of high-frequency gate circuits in traditional methods, and improves the integration level, anti-interference performance and portability of the driving circuit. Experiments show that the use of CPLD to realize CCD driving has shown good performance in terms of circuit design, system integration and anti-interference, making the system very simple and optimizing the entire driving design.
You Might Like
Recommended ContentMore
Live replay: Keysight's small probes, big knowledge, don't let the probes drag down your test results!
Control System Simulation and CAD
MIT 6.622 Power Electronics
Live playback: Wireless networking solution based on Infineon AIROC™ CYW20829 low-power Bluetooth chip
Live replay: ADI & WT·World Health MCU Pain Point Exploration Season: MCU application problems are solved with all our strength!
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, 15th Floor, Building B,
No.18 Zhongguancun Street,
Haidian District,
Beijing, Postal Code: 100190
China
Telephone: 008610 8235 0740
京公网安备 11010802033920号
