rar

Design of high-speed CCD camera driving timing generator and its implementation based on CPLD technology

  • 2013-07-01
  • 146.96KB
  • Points it Requires : 2

Abstract: Based on the analysis of the relationship between the IA-D1 high-speed CCD device drive timing of DALSA, a drive timing generator with adjustable exposure time and high-speed camera is designed. Complex programmable logic device (CPLD) is selected as the hardware design platform, the drive timing generator is described in hardware using VHDL language, and the designed drive timing generator is functionally simulated using EDA software. It is adapted to the Lattice programmable logic device ISPLS15256. System test results show that the developed drive timing generator can not only meet the drive requirements of high-speed CCD cameras, but also adjust their exposure time.

unfold

You Might Like

Uploader
论文帝
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×