Abstract: The operation process and characteristics of the VXIbus slave module timing controller are introduced, and the timing controller of the VXIbus register-based interface is designed using the asynchronous MEALY state machine method based on the VHDL hardware description language.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore