Detailed description: CY7C68013 SLAVE FIFO interface program written in Verilog HDL, which is available for actual testing. It can be directly connected to the host computer to transmit data. File list: Synchronous FIFOIN test passed..................\\README.txt ..................\\Synchronous AUTOIN test description.pdf ..................\\Synchronous automatic input CPLD ..................\\................\\db ..................\\................\\..\\fifo_cntl.cbx.xml ..................\\Synchronous automatic input firmware..................\\................\\build.bat ..................\\................\\readme.txt
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore