Free IP core 16

Recommended ContentMore

Open source project More

• PM2.5 module
• Underwater acoustic transducer audio amplifier-TPA3255
• 【Training Camp】IoT Clock a
• zhinengshuibei
• K375s-104 keyboard pcb
• v-1.1esp32-mcp2515 dual CAN extended version
• Laowu 1.54-inch ink screen base plate (34pin ink screen test board)
• Simple wireless temperature monitor also has data logging capabilities
• Real time clock-BL5372
• Synthetic power output

Searched by Users

• 51 MCU Assembly Instruction Tool Kit 51 MCU Assembly Instruction Tool Kit
• M830B DT830B digital multimeter circuit diagram and parameters
• STM32F4 Chinese Manual
• CX-Programmer User Guide
• 4NEC2 Antenna Calculation Software
• Electromagnetic Compatibility Printed Circuit Board Design (Second Edition) (Simplified Chinese).pdf
• Gerber file viewing tool software
• Analysis and Design of CMOS RF Integrated Circuits
• LED dot matrix display Chinese characters scrolling display C program
• Download the latest version of the national standard for mechanical drawing (GB/T 4458.1-2002

Just Take a LookMore

• EFINIX FPGA Video Image Learning Solution - Open Source
  Six kingdoms are over, four seas are one, Shushan is still, and Afang is emerging. In the ten years from 2008 to 2018, Xilnix has won three cities in the FPGA industry and become the industry leader.
• Combination of TM1640 and PIC12F629 microcontroller
  [size=3][color=#000000][backcolor=white]TM1640 is a dedicated integrated circuit for driving digital tubes. It can directly drive 16-bit common cathode digital tubes. Please download the attached manu
• Detailed Design of Multi-Frequency Busy Tone Detection Using DSP
  A busy tone is a tone that appears when a single tone of a certain frequency and silence interact, usually used to indicate that the phone is busy. In some practical applications, this busy tone needs
• Tiny CircuitPython Prototyping Board
  Serpente - Tiny CircuitPython Prototyping Boardhttps://www.tindie.com/products/arturo1 ... ing-board/
• Why is the clock triggered by the rising edge in the VHDL source program, but the waveform is triggered by the falling edge in the modelsim simulation? ...
  [align=left][b][font="][size=14pt]1[font=宋体]、[/font][font=Times New Roman]Cnt_6[/font][font=宋体]的[/font][font=Times New Roman]VHDL[/font][font=宋体]源代码如下：[/font][/size][/font][/b][/align][align=left]libr
• A design of triode switch circuit
• TI C6000 Software Development Process and Program Optimization Technology
• MSP430G2755 Main Memory Bootloader UART Porting Guide
• Data centers, high-performance computing, consumer electronics products - these testing solutions are all here, waiting for you!
• KiCad RF Tools

Trending Downloads

• Simulation technology applied in automotive electronics design
• Panasonic fax machine 1238cn_3 maintenance manual
• DS1410D
• AVR full series BOOTLOADER source program WINAVR GCC compiled.
• Low noise audio circuit design
• Used with LA_USB, USB firmware part, it is helpful for learning FX2
• IEEE PAPER(FREE)
• Easy Language Skin++ usage example source code
• MTK 6253 Data Sheet V0.99 (removed
• S60 official video player program

Trending ArticlesMore

• Practical skills | Six power supply design experiences
• iPhone 13 price plummets by 2,000 yuan, and Huawei’s new phone starts at 1,000 yuan. It’s crazy!
• Who is Xie Yuan? Guangxi top scorer in science, top student in the Department of Electronics at Tsinghua University, leader of Alibaba AI chips, and new ACM Fellow
• Qualcomm acquires NXP for $47 billion at 12% premium
• Reviewing the development of RISC-V from previous HotChips
• Deep learning based 3-D object detection based on camera and lidar fusion
• [DLP Series Review 1] First contact with TI DLP3010EVM!
• Useful Information | How to design a PCB to withstand 100 A of current?
• In what aspects can MSP430 replace ARM?