pdf

Assertion-based SoC design verification method

  • 2013-06-27
  • 176.53KB
  • Points it Requires : 1

This paper focuses on the problem of how to effectively and fully verify functions in SoC design methodology. It first introduces the definition of assertion-based verification methodology and its benefits. Then, it takes an assertion verification language, OVA, as a specific application example. Through simulation, it shows that assertion verification is an effective method for SoC design functional verification and can effectively improve verification efficiency.

unfold

You Might Like

Uploader
xieryou
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×