An adaptive loop filter suitable for AVS is designed. Due to the high computational complexity, the hardware design of the adaptive loop filter is realized by parallel plus pipelining, which meets the requirements of real-time decoding. The design and simulation are carried out in Verilog language, and the FPGA-* certification is passed. The circuit scale is about 30,000 gates and the maximum frequency can reach 140MHz, which can decode 720p/1080i high-definition AVS code stream in real time.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore