rar

High-speed and high-order FPGA pipeline FFT design

  • 2013-09-22
  • 578.07KB
  • Points it Requires : 1

In order to improve the real-time performance of Fast Fourier Transform (FFT) data processing, this paper uses the rich logic resources and fast operation speed of Field Programmable Array (FPGA) and the hierarchical characteristics of FFT algorithm to realize the pipeline working mode design of high-speed and high-order FFT. Through the design method introduced in this paper, a 1 024-point time-decimated FFT with an operating frequency of more than 50 MHz and data pipeline input and output is realized on Xilinx Virtex-II series FPGA.

unfold

You Might Like

Uploader
rubyonrails
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×