Download>Category>Industrial Control>Others>24C04 memory design scheme

doc

24C04 memory design scheme

2013-09-22
108.5KB
Points it Requires : 1

repReport

Document Introduction
You Might Like
Recommended Downloads

24C04 memory design scheme overview adopts star structure, one Master (Coo) and no more than 50 Clients, Client only receives data from Master (Coo). Client has two working modes, intermittent work and continuous work. The program of each Client is the same, that is, there are only two programs, Master program and Client program. Each JN5139 module is connected to a 93C46 (Master and Client), and all settings are saved in 93C46. The I2C bus of each JN5139 module is connected to a temperature sensor, 18B20 or other models selected by the designer. The 34th pin of JN5139 sets LED, which lights up for 0.5 seconds when sending data. Master (Coo) Master function: transmit the received data from UART0, and broadcast the data received from UART0 to all Clients. Upload its own status regularly. The transmission time interval is the automatic wake-up time defined in 93C46 (not working in sleep state). The format is the same as the 93C46 of the Client (see Client93c46 for details). Client: There are three working states: 1. Scheduled wake-up 2. Interrupt wake-up 3. Continuous power supply working communication The Master broadcasts the data received by its serial port to all Clients as is. The Master receives the Client data and outputs it to the Master serial port 0 as is.

unfold

You Might Like

Uploader

: rubyonrails

Recommended ContentMore

Open source project More

Popular Components

Searched by Users

Just Take a LookMore

How to set the prohibited routing area when AD wiring
I am using AD18. Where is the prohibited routing area set when routing? It appears every time I start routing, such as the area around the pad indicated by the arrow in the figure below. Thank you.
[Mill Edge AI Computing Box FZ5 Review] Object Detection Demo
[i=s]This post was last edited by zzx1997 on 2021-3-13 22:39[/i]This time we will try the official target detection demo . The operation process is similar to the previous article. There are also simi
What serial port is UART?
There are two most basic ways of serial communication: synchronous serial communication and asynchronous serial communication.Synchronous serial is the abbreviation of SPI (Serial Peripheral interface
Read the good book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 01 LTspice Installation and Example Run
Thanks to the forum for providing me with this opportunity to learn LTspice in depth. I also use LTspice in my daily work, but I haven't studied it seriously yet.Installing LTspice LTspice can be down
Power supply circuit or module recommendation (no matter how the positive and negative poles are connected, the power supply can be normal)
Is there such a DC circuit that can supply power by plugging in without distinguishing between positive and negative poles, that is, both positive and reverse connection can supply power normally?Or c
Why signal isolation is important in 48V HEV/EV systems
[Dialogue with forum members] Fake goods: I didn’t expect that inductors could also be fake + the FPGA I just bought has a problem with random inspection
IIC Timing Diagram
Please recommend a 5V to positive and negative 15V op amp power supply circuit or chip to share
Lock-in Amplifier Design

Trending Downloads

Trending ArticlesMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号

×