Long time no see, have you all turned into buyers? Hahaha
(This chat is all for activities, I am the administrator of reality)
I chatted with Ding Ding, a senior engineer at the forum, in the afternoo
1,这是用codewarrior 时debugg 时出错:
Starting 3rd party flash programming...
INF:
Jlink: CPU could not be haltedINF:
Jlink: CPU could not be haltedINF:
Jlink: Timeout while checking target RAM, core does not
Traditional C6000 DSP software is compiled and debugged on a WINDOWS PC through CCS, and the compiled executable file is burned into FLASH after testing. By setting the DSP startup mode to start from
The book "Cadence Circuit Design Case Analysis" is based on Cadence SPB 16.0 version of Cadence. Through a large number of typical examples, it introduces in detail the operation and use of Cadence's
[i=s]This post was last edited by alan000345 on 2019-4-2 10:51[/i] [align=center][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/asss.jpg][img]h