pdf

Introducing the macrocell configuration of the CoolRunner series XPLA3 CPLD devices

  • 2013-09-22
  • 221.98KB
  • Points it Requires : 2

Xilinx CoolRunner XPLA3 CPLDs provide designers with several useful configuration optionsfor each macrocell. These options allow greater flexibility when creating complex designs.Some of the configurations available are: data register (D, T, and Latch), input register, buriedcombinatorial or registered node, and I/O port. Combinations of these configurations can beused to increase macrocell utilization.In addition to better macrocell utilization, the XPLA3 input registers have a very short setuptime. This feature is beneficial when data transfers between devices on a board must occurwithin one clock cycle.

unfold

You Might Like

Uploader
nishisb
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×