pdf

EPP mode 500ksps data acquisition interface

  • 2013-09-20
  • 89.18KB
  • Points it Requires : 2

Through in-depth experimental analysis of the data reading timing in the EPP mode of the microcomputer parallel port, the software and hardware related factors involved in realizing 500ksps continuous data acquisition and transmission are studied; CPLD devices are used, combined with large-capacity SRAM to form FIFO, to realize the EPP mode high-speed data acquisition interface in the Win98 environment.

unfold

You Might Like

Uploader
nishisb
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×