Through in-depth experimental analysis of the data reading timing in the EPP mode of the microcomputer parallel port, the software and hardware related factors involved in realizing 500ksps continuous data acquisition and transmission are studied; CPLD devices are used, combined with large-capacity SRAM to form FIFO, to realize the EPP mode high-speed data acquisition interface in the Win98 environment.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore