zip

Sensitivity Analysis of Audio Digital-to-Analog Converter DAC Jitter

  • 2013-09-22
  • 218.29KB
  • Points it Requires : 2

Abstract: This application note describes how sampling clock jitter (time interval error or \"TIE jitter\") affects the performance of delta-sigma digital-to-analog converters (DACs). New insights explain the importanceof separately specifying low-frequency (< 2x passband frequency) and high-frequency or wideband (> 2xpassband frequency) jitter tolerance in these devices. The article also provides an application example ofa simple highly jittered cycle-skipped sampling clock and describes a method for generating a properbroadband jittered clock. The document then goes on to compare Maxim\'s audio DAC jitter tolerance to competitor audio DACs. Maxim\'s exceptionally high jitter tolerance allows very simple and low-cost sampleclock implementations.

unfold

You Might Like

Uploader
mamselc
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×