A design method for a real-time video signal processing platform based on FPGA is proposed. The system receives low frame rate digital YCbCr video signals, performs format and color space conversion, pixel sum, uses off-chip SDRAM memory as frame buffer and improves the frame rate through the timing controller, and finally amplifies the image signal through the VGA control module and displays it in real time on the VGA display. The entire design is implemented in Verilog HDL language, using Altera\'s EP2S60F1020C3N chip as the core device and verifies the function.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore