pdf

Design of broadband synthesizer based on DDS chip + integrated phase-locked chip

  • 2019-04-05
  • 672.1KB
  • Points it Requires : 2

Combining the advantages of digital frequency synthesizer (DDS) and integrated phase-locked loop (PLL), a high-resolution, low-spurious, wide-band frequency synthesizer composed of DDS chip AD9954 and integrated phase-locked loop chip ADF4113 was developed and designed, and the frequency synthesizer was analyzed and simulated. From the simulation and test results, the frequency synthesizer has achieved the design goal. The output frequency range of the frequency synthesizer is 594~999 MHz, the frequency step is 5 Hz, and the phase noise is -91 dBc/.

unfold

You Might Like

Uploader
huhuhah0009
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×