pdf

PLL jitter analysis

  • 2013-09-29
  • 447.59KB
  • Points it Requires : 2

              PLLjitterThe Designer’s Guide Communitydownloaded from www.designers-guide.orgModeling Jitter in PLL-based Frequency SynthesizersKen Kundert Designer’s Guide Consulting, Inc.Version 4g, August 2006A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient. The methodology begins by characterizing the noise behavior of the blocks that make up the PLL using transistor-level simulation. For each block, the jitter is extracted and provided as a parameter to behavioral models for inclusion in a high-level simulation of the entire PLL. This approach is efficient enough to be applied to PLLs acting as frequency synthesizers with large divide ratios.Last updated on August 30, 2006. You can find the most recent version at www.designersguide……             

unfold

You Might Like

Uploader
froglucky
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×