pdf

Performance Evaluation of XC4000E Adder and Counter.pdf

  • 2013-09-18
  • 67.56KB
  • Points it Requires : 2

In most LCA designs, performance cannot be estimatedwith any accuracy until after implementation. This isbecause the performance is affected by routing delays;and, prior to implementation, these are not known. However,in adders and counters using the XC4000E dedicatedcarry logic, delay estimation is possible.The carry path in an adder uses dedicated interconnectsbetween CLBs. These interconnects introduce a fixeddelay, even when the carry passes from one CLB column tothe next at the top or bottom of the array. This permits therouting delay to be incorporated into the CLB specificationspublished in the data book. Consequently, the propagationdelay through an adder can be calculated directly from thedata book specifications.

unfold

You Might Like

Uploader
csdn_can
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×