zip

Design of a reconfigurable stream processor for video processing

  • 2013-09-22
  • 252.84KB
  • Points it Requires : 2

  A new reconfigurable multimedia stream processor for multimedia processing is designed. The reconfigurable multimedia stream processor adopts a parallel processing mechanism. After algorithm mapping, it can make full use of the high parallelism of multimedia algorithms and process different multimedia algorithms in real time. The architecture has been verified on Xilinx\'s Virtex4 chip and together with the ARM9 processor, it forms an embedded multimedia processing platform to verify the decoding process of H. 264 and AVS.

unfold

You Might Like

Uploader
PKelect
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×