zip

SDRAM controller simplified design

  • 2013-09-22
  • 759.76KB
  • Points it Requires : 1

SDRAM memory chips have fast read and write performance and can be used as data cache in echo simulation systems. SDRAM chips are controlled by SDRAM controllers, which have strict control timing and working status. Finite state machine theory and VerilogHDL language can be used to modularly develop and design FPGA. The author presents a simplified design method for SDRAM controller based on FPGA. Experimental results show that this method simplifies the design of SDRAM controller.

unfold

You Might Like

Uploader
电子爱好者IK
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×