VI-202-IX datasheet, PDF - EEWORLD Datasheet

VI-202-IX: DescriptionIsolated DC/DC Converters 12 Vin, 15 Vout, 75 W, I Product Grade; CategoryPower/power management The power supply circuit; File Size691KB，8 Pages; ManufacturerVICOR; Websitehttp://www.vicorpower.com/

Download Datasheet Parametric View All

VI-202-IX Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	VI-202-IX	-	-	View	Buy Now

Isolated DC/DC Converters 12 Vin, 15 Vout, 75 W, I Product Grade

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	VICOR
Parts packaging code	MODULE
package instruction	PACKAGE-9
Contacts	9
Reach Compliance Code	not_compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	20 V
Minimum input voltage	10 V
Nominal input voltage	12 V
JESD-30 code	R-XDFM-P9
JESD-609 code	e0
length	116.8 mm
Maximum load regulation	0.2%
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	16.5 V
Minimum output voltage	13.5 V
Nominal output voltage	15 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	13.46 mm
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	75 W
Fine-tuning/adjustable output	YES
width	61 mm

FPGA 1-bit flashing light design [1241003385]: [b]1[font=宋体]Blinking Light Design[/font][/b][b][font=宋体]1. Project Background[/font][/b][align=left]LED (Light Emitting Diode), a solid-state semiconductor device that can convert electrical energy i...; guyu_1 FPGA/CPLD

Linux full-line transplantation based on S3C2410: Documentation of Linux full-line transplantation based on S3C2410...; frozenviolet Linux and Android

Design of filter module based on combination of single chip microcomputer and FPGA: With single-chip microcomputer and programmable logic device (FPGA) as the control core, a programmable filter is designed to realize the functions of small signal programmable amplification, programm...; Aguilera Microcontroller MCU

TMS320C6000 Series DSP Programming Tools and Guides: 1. Why process signals digitally? 　　(1) Analog circuits are composed of analog components: resistors, capacitors, and inductors. These components will dynamically affect the effects of analog circuits...; Aguilera DSP and ARM Processors

GigaDevice GD32450I-EVAL Review Summary: Event details: https://bbs.eeworld.com.cn/elecplay/content/138Evaluation report summary: @DDZZ669【GD32450I-EVAL】+ 01 Unboxing and onboard resource evaluation 【GD32450I-EVAL】+ 02 Software Development E...; okhxyyo GD32 MCU

EEWORLD University - Hejian Software Classroom - Why is FPGA prototype verification becoming more and more important?: Hejian Engineering Software Classroom - Why is FPGA prototype verification becoming more and more important? : https://training.eeworld.com.cn/course/67765I believe that after watching this video, you...; EE大学堂 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components