HCS21DMSR datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> HCS21DMSR

Preview

HCS21DMSR: DescriptionAND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDIP14; Categorylogic logic; File Size209KB，8 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric Compare View All

HCS21DMSR Overview

AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDIP14

HCS21DMSR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Harris
package instruction	DIP, DIP14,.3
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY
series	HC/UH
JESD-30 code	R-CDIP-T14
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
Number of functions	2
Number of entries	4
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Prop。Delay @ Nom-Sup	22 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	38535V;38534K;883S
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	200k Rad(Si) V
Base Number Matches	1

Preview

Download Datasheet

View All

HCS21DMSR Related Products

	HCS21DMSR	HCS21D/SAMPLE	5962R9577901V9A	5962R9577901VXC	5962R9577901VCC	HCS21K/SAMPLE	HCS21KMSR	HCS21HMSR
Description	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDIP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDIP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDFP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDIP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDFP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS, CDFP14	AND Gate, HC/UH Series, 2-Func, 4-Input, CMOS
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
series	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH
JESD-30 code	R-CDIP-T14	R-CDIP-T14	X-XUUC-N14	R-CDFP-F14	R-CDIP-T14	R-CDFP-F14	R-CDFP-F14	X-XUUC-N14
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
Number of functions	2	2	2	2	2	2	2	2
Number of entries	4	4	4	4	4	4	4	4
Number of terminals	14	14	14	14	14	14	14	14
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED
Package shape	RECTANGULAR	RECTANGULAR	UNSPECIFIED	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	UNSPECIFIED
Package form	IN-LINE	IN-LINE	UNCASED CHIP	FLATPACK	IN-LINE	FLATPACK	FLATPACK	UNCASED CHIP
propagation delay (tpd)	20 ns	20 ns	20 ns	20 ns	20 ns	20 ns	20 ns	20 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	YES	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	THROUGH-HOLE	THROUGH-HOLE	NO LEAD	FLAT	THROUGH-HOLE	FLAT	FLAT	NO LEAD
Terminal location	DUAL	DUAL	UPPER	DUAL	DUAL	DUAL	DUAL	UPPER
Maker	Harris	Harris	-	-	Harris	Harris	Harris	Harris
JESD-609 code	e0	-	e0	e4	e4	-	e0	-
Maximum operating temperature	125 °C	-	125 °C	125 °C	125 °C	-	125 °C	125 °C
Minimum operating temperature	-55 °C	-	-55 °C	-55 °C	-55 °C	-	-55 °C	-55 °C
Temperature level	MILITARY	-	MILITARY	MILITARY	MILITARY	-	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	-	TIN LEAD	GOLD	GOLD	-	Tin/Lead (Sn/Pb)	-
total dose	200k Rad(Si) V	-	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V	-	200k Rad(Si) V	-
Base Number Matches	1	1	1	1	1	-	-	-

Recommended Resources

Do you know about the YTSwitch-6 LED driver IC with high efficiency and extremely low standby power?

Homemade low-power electronic three-way active speaker

collector amplitude modulation circuit

High-efficiency boost output power supply MAX848 circuit diagram

Crying and laughing toy doll circuit

Computer motherboard circuit diagram 830_06

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components