5P49V5901B791NLGI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 5P49V5901B791NLGI8

5P49V5901B791NLGI8: DescriptionClock Generators u0026 Support Products VersaClock 5 Low Pwr 4 LVPECL, LVDS, HCSL; Categorysemiconductor Analog mixed-signal IC; File Size437KB，37 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

5P49V5901B791NLGI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5P49V5901B791NLGI8	-	-	View	Buy Now

5P49V5901B791NLGI8 Overview

Clock Generators u0026 Support Products VersaClock 5 Low Pwr 4 LVPECL, LVDS, HCSL

5P49V5901B791NLGI8 Parametric

Parameter Name	Attribute value
Product Category	Clock Generators & Support Products
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	Details
Packaging	Reel
Factory Pack Quantity	2500

Preview

Download Datasheet

View All

Programmable Clock Generator

5P49V5901

DATASHEET

Description

The 5P49V5901 is a programmable clock generator intended

for high performance consumer, networking, industrial,

computing, and data-communications applications.

Configurations may be stored in on-chip One-Time

Programmable (OTP) memory or changed using I

interface. This is IDTs fifth generation of programmable clock

technology (VersaClock

5).

The frequencies are generated from a single reference clock.

The reference clock can come from one of the two redundant

clock inputs. A glitchless manual switchover function allows

one of the redundant clocks to be selected during normal

operation.

Two select pins allow up to 4 different configurations to be

programmed and accessible using processor GPIOs or

bootstrapping. The different selections may be used for

different operating modes (full function, partial function, partial

power-down), regional standards (US, Japan, Europe) or

system production margin testing.

The device may be configured to use one of two I

addresses to allow multiple devices to be used in a system.

Features

•

Generates up to four independent output frequencies

•

High performance, low phase noise PLL, <0.7 ps RMS

typical phase jitter on outputs:

– PCIe Gen1, 2, 3 compliant clock capability

– USB 3.0 compliant clock capability

– 1 GbE and 10 GbE

•

Four fractional output dividers (FODs)

•

Independent Spread Spectrum capability on each output

pair

•

Four banks of internal non-volatile in-system

programmable or factory programmable OTP memory

•

C serial programming interface

•

One reference LVCMOS output clock

•

Four universal output pairs:

– Each configurable as one differential output pair or two

LVCMOS outputs

I/O Standards:

– Single-ended I/Os: 1.8V to 3.3V LVCMOS

– Differential I/Os - LVPECL, LVDS and HCSL

•

Pin Assignment

OUT0_SEL_I2CB

•

Input frequency ranges:

– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to

200MHz

– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,

CLKINB) – 1MHz to 350MHz

– Crystal frequency range: 8MHz to 40MHz

OUT1B

DDO

OUT1

DDD

•

Output frequency ranges:

DDO

OUT2

OUT2B

DDO

OUT3

OUT3B

CLKIN

CLKINB

XOUT

XIN/REF

DDA

CLKSEL

24 23 22 21 20 19

– LVCMOS Clock Outputs – 1MHz to 200MHz

– LVDS, LVPECL, HCSL Differential Clock Outputs –

1MHz to 350MHz

EPAD

•

Individually selectable output voltage (1.8V, 2.5V, 3.3V) for

each output pair

10 11 12

24-pin VFQFPN

•

Redundant clock inputs with manual switchover

Programmable loop bandwidth

Programmable output to output skew

Programmable slew rate control

Programmable crystal load capacitance

Individual output enable/disable

Power-down mode

1.8V, 2.5V or 3.3V core V

DDD

, V

DDA

Available in 24-pin VFQFPN 4mm x 4mm package

-40° to +85°C industrial temperature operation

SEL1/SDA

SEL0/SCL

SD/OE

DDO

OUT4

5P49V5901 MARCH 3, 2017

OUT4B

Recommended Resources

Sampling Theorem-------------What is the relationship between the detected signal and the ADC sampling rate?: Sampling Theorem-------------What is the relationship between the detected signal and the ADC sampling rate? Since the frequency of the electrical signal of the pelvic floor muscles is between 20Hz an...; QWE4562009 Test/Measurement

Showing off the products + CSR development board 10 years ago, when the Bluetooth market was just beginning to develop!: I won’t introduce it if I look at the pictures. . ....; samhuang8204 Special Edition for Assessment Centres

LIN communication wake-up question: The LIN 2.1 standard states that each slave node must be ready to receive commands (frame headers) from the host within 100ms from the end of the dominant pulse of the wake-up signal. However, in real...; 喜鹊王子 Automotive Electronics

An introduction to TI's high-efficiency integrated power supply selection and reference designs: Texas Instruments' high-efficiency integrated power suppliesTI's broad portfolio of power management ICs supports the needs of NXP processors and Xilinx FPGAs. As can be seen from our complete referen...; fish001 Analogue and Mixed Signal

About the problem of the ambient light sensor of the rsl10-sense-gevk board not working well: Recently, some netizens found that the initialization of the NOA1305 ambient light sensor failed when testing the official routines, such as https://en.eeworld.com/bbs/thread-1166273-1-1.html . I also...; littleshrimp onsemi and Avnet IoT Innovation Design Competition

The sine wave signal is distorted after passing through the op amp: The positive and negative 12 volt power supply has distorted waveforms. There is a problem with the waveform in the rising stage. Please take a look at what the problem is and how to solve it. 1. Circ...; 美好生活001 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components