54AC151FMQB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 54AC151FMQB

54AC151FMQB: DescriptionAC SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size171KB，9 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

54AC151FMQB Overview

AC SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16

54AC151FMQB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DFP, FL16,.3
Reach Compliance Code	unknown
series	AC
JESD-30 code	R-GDFP-F16
JESD-609 code	e0
length	9.6645 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	MULTIPLEXER
MaximumI(ol)	0.012 A
Number of functions	1
Number of entries	8
Output times	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3/5 V
Prop。Delay @ Nom-Sup	18 ns
propagation delay (tpd)	18 ns
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.604 mm
Base Number Matches	1

54AC151FMQB Related Products

	54AC151FMQB	JM54ACT151SFA-R	54ACT151DMQB	54ACT151FMQB	54AC151LMQB	JM54ACT151SEA-R
Description	AC SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16	ACT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16	ACT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDIP16, CERDIP-16	ACT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16	AC SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20	ACT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDIP16, CERDIP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	DFP, FL16,.3	DFP,	DIP, DIP16,.3	DFP, FL16,.3	QCCN, LCC20,.35SQ	DIP,
Reach Compliance Code	unknown	compliant	unknown	unknown	unknown	compliant
series	AC	ACT	ACT	ACT	AC	ACT
JESD-30 code	R-GDFP-F16	R-GDFP-F16	R-GDIP-T16	R-GDFP-F16	S-CQCC-N20	R-GDIP-T16
JESD-609 code	e0	e0	e0	e0	e0	e0
length	9.6645 mm	9.6645 mm	19.43 mm	9.6645 mm	8.89 mm	19.43 mm
Logic integrated circuit type	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER
Number of functions	1	1	1	1	1	1
Number of entries	8	8	8	8	8	8
Output times	1	1	1	1	1	1
Number of terminals	16	16	16	16	20	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DFP	DIP	DFP	QCCN	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR
Package form	FLATPACK	FLATPACK	IN-LINE	FLATPACK	CHIP CARRIER	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	260
propagation delay (tpd)	18 ns	16 ns	16 ns	16 ns	18 ns	16 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.032 mm	2.032 mm	5.08 mm	2.032 mm	1.905 mm	5.08 mm
Maximum supply voltage (Vsup)	6 V	5.5 V	5.5 V	5.5 V	6 V	5.5 V
Minimum supply voltage (Vsup)	2 V	4.5 V	4.5 V	4.5 V	2 V	4.5 V
Nominal supply voltage (Vsup)	3 V	5 V	5 V	5 V	3 V	5 V
surface mount	YES	YES	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn63Pb37)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn63Pb37)
Terminal form	FLAT	FLAT	THROUGH-HOLE	FLAT	NO LEAD	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	QUAD	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	40	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	40
width	6.604 mm	6.604 mm	7.62 mm	6.604 mm	8.89 mm	7.62 mm
Base Number Matches	1	1	1	1	1	1
Load capacitance (CL)	50 pF	-	50 pF	50 pF	50 pF	-
MaximumI(ol)	0.012 A	-	0.024 A	0.024 A	0.012 A	-
Encapsulate equivalent code	FL16,.3	-	DIP16,.3	FL16,.3	LCC20,.35SQ	-
power supply	3.3/5 V	-	5 V	5 V	3.3/5 V	-
Prop。Delay @ Nom-Sup	18 ns	-	16 ns	16 ns	18 ns	-
Filter level	MIL-STD-883	-	MIL-STD-883	MIL-STD-883	MIL-STD-883	-

Recommended Resources

Auto-regulating transformer modified practical circuit

DC power purification circuit diagram

Circuit diagram of cleverly using KD-28 to make a "dudu" sound generator

50W off-line switching power supply

Integrated audio power amplifier circuit LM380

Computer motherboard circuit diagram 815 4_24

General Concept of Frequency Response: [size=4] Frequency response representation method → Give the frequency characteristics of the common-emitter circuit → Qualitatively analyze its characteristics and the reasons for its formation, and ...; fish001 Analogue and Mixed Signal

(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds): [i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...; bqgup Innovation Lab

How to choose the right AFE for BMS: AFE (analog front end) is analog front end in Chinese. It refers to the battery sampling chip in BMS, which is used to collect battery cell voltage and temperature, etc.Before writing this, I thought ...; qwqwqw2088 Analogue and Mixed Signal

Design and production of LED electronic dot matrix screen control card (provide some ideas for question I): ...; 兰博 Electronics Design Contest

HC05 and HC06 Bluetooth configuration experience summary: Summary of Bluetooth configuration experience- Taking HC05 and HC06 as examples - Author: Zhang Xinbin1. Prepare materials(1) A pair of Bluetooth modulesFigure 1: HC05 Figure 2: HC06(2) USB to TTL one...; Jacktang RF/Wirelessly

Some understanding of C language memory: The big topic of memory key: You must have a logical diagram of memory in your mind. What is the procedure? Program = Code + Data The code is placed in the code segment in Flash, and the variable data...; fish001 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components