ISM92-2451AO-40.000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ISM92-2451AO-40.000

ISM92-2451AO-40.000: DescriptionHCMOS/TTL Output Clock Oscillator,; CategoryPassive components oscillator; File Size97KB，2 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com; Environmental Compliance

Download Datasheet Parametric View All

ISM92-2451AO-40.000 Overview

HCMOS/TTL Output Clock Oscillator,

ISM92-2451AO-40.000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1313027102
Reach Compliance Code	compliant
JESD-609 code	e4
Oscillator type	HCMOS/TTL
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

3.2 mm x 5 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

ISM92 Series

Product Features:

Low Jitter, Non-PLL Based Output

CMOS/TTL Compatible Logic Levels

Compatible with Leadfree Processing

Applications:

Fibre Channel

Server & Storage

Sonet /SDH

802.11 / Wifi

T1/E1, T3/E3

System Clock

3.2

5.0

Frequency

Output Level

HC-MOS

TTL

Duty Cycle

Rise / Fall Time

Output Load

Frequency Stability

Start-up Time

Enable / Disable

Time

Supply Voltage

Current

Operating

Storage

Jitter:

RMS(1sigma)

1 MHz-75 MHz

76 MHz-80 MHz

Max Integrated

1 MHz-75 MHz

76 MHz-80 MHz

Max Total Jitter

1 MHz-75 MHz

76 MHz-80 MHz

1.5 MHz to 125.000 MHz

‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.

‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.

Specify 50% ±10% or ±5% See Table in Part Number Guide

5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***

Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part

Number Guide

See Frequency Stability Table (Includes room temperature tolerance and

stability over operating temperature)

10 mS Max.

100 nS Max. N.C. or

≥

70% Vdd = Enable.

≤

30% Vdd = Disable.

See Input Voltage Table, tolerance ±5 %

40 mA Max. ***

See Operating Temperature Table in Part Number Guide

-55



C to +125



1.6 mm .

2.5

1.2

Recommended Pad Layout

2.9

1.35

2.5

1.6

Connection

Enable

GND

Output

Vcc

5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)

3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)

1.5 pS RMS (1 sigma -12KHz to 20MHz)

1 pS RMS (1 sigma -12KHz to 20MHz)

50 pS p-p (100K adjacent periods)

30 pS p-p (100K adjacent periods)

Dimension Units: mm

Part Number Guide

Package

Input

Voltage

5 = 5.0 V

3 = 3.3 V

ISM92 -

7 = 3.0 V

2 = 2.7 V

6 = 2.5 V

1 = 1.8 V*

Sample Part Number:

Operating

Temperature

1 = 0 C to +70 C

6 = -10 C to +70 C

3 = -20 C to +70 C

4 = -30 C to +75 C

2 = -40 C to +85 C

ISM92 - 3251BH - 20.000

Output

1 = 10TTL / 15 pF HC-MOS

6 = 30 pF

5 = 50 pF HC-MOS (<40 MHz)

Symmetry

(Duty Cycle)

5 = 45 / 55 Max.

6 = 40 / 60 Max.

Stability

(in ppm)

**E =

10

**D =

15

**F =

20

**A =

25

B =

50

C =

100

Enable /

Disable

H = Enable

O = N/C

Frequency

- 20.000 MHz

NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.

* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.

ILSI

America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

03/11_B

Specifications subject to change without notice

Page 1

Recommended Resources

Rectifier filter circuit

5V practical circuit diagram composed of S-405A

Continuous flash photography control circuit

The synchronous voltage is taken out from the secondary side of the two-phase transformer

Capacitor three-point oscillation circuit

Motor phase failure automatic protection circuit diagram

What is output impedance? What is impedance matching?: [b]1. Output impedance[/b][align=left][color=rgb(34, 34, 34)][font="]Before understanding the issue of "impedance matching", let's first learn what "output impedance" is?[/font][/color][/align][align=...; tiankai001 Analog electronics

High-frequency transformer sandwich winding method: primary wrapped in secondary? Or secondary wrapped in primary?: [i=s]This post was last edited by qwqwqw2088 on 2019-5-14 07:58[/i] [size=4]Sandwich winding[/size] [size=4] [/size] [align=center][size=4][/size][/align][size=4] The sandwich winding method has a lon...; qwqwqw2088 Analogue and Mixed Signal

Detailed description of I2C bus protocol and timing, getting started is no longer difficult: In life, we often encounter power failures in devices, such as mobile phones, smart bracelets, computers, etc. However, the stored information will not be lost, such as phone numbers, text messages, n...; 可乐zzZ MCU

LM1875 Op Amp: Analyze the circuit principle, the role of each capacitor and resistor, and why the magnification digit 31 is actually magnified 16 times...; animes Analog electronics

About the Minimum System: My personal understanding of the minimum system: power, clock, reset, IO; is this right?...; MarkHu GD32 MCU

Magic online translation: ...; littleshrimp Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components