EEWORLDEEWORLDEEWORLD

Part Number

Search

AZ10EL31TR2

Description
FF/Latch
Categorylogic    logic   
File Size138KB,6 Pages
ManufacturerArizona Microtek
Websitehttp://azmicrotek.com
Download Datasheet Parametric Compare View All

AZ10EL31TR2 Overview

FF/Latch

AZ10EL31TR2 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerArizona Microtek
package instruction,
Reach Compliance Codecompliant
Base Number Matches1
ARIZONA MICROTEK, INC.
AZ10EL31
AZ100EL31
ECL/PECL D Flip-Flop with Set and Reset
FEATURES
475ps Propagation Delay
2.8GHz Toggle Frequency
75kΩ Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC10EL31 & MC100EL31
PACKAGE AVAILABILITY
PACKAGE
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
PART NO.
AZ10EL31D
AZ10EL31DR1
AZ10EL31DR2
AZ100EL31D
AZ100EL31DR1
AZ100EL31DR2
AZ10EL31T
AZ10EL31TR1
AZ10EL31TR2
AZ100EL31T
AZ100EL31TR1
AZ100EL31TR2
MARKING
AZM10EL31
AZM10EL31
AZM10EL31
AZM100EL31
AZM100EL31
AZM100EL31
AZTEL31
AZTEL31
AZTEL31
AZHEL31
AZHEL31
AZHEL31
DESCRIPTION
The AZ10/100EL31 is a master-slave D flip-flop with set and reset. The device is functionally equivalent to the
E131 device with higher performance capabilities. With propagation delays and output transition times significantly
faster than the E131, the EL31 is ideally suited for those applications that require the ultimate in AC performance.
Both set and reset inputs are asynchronous, level triggered signals. Data enters the master section of the flip-
flop when the clock is LOW. When the clock transitions from LOW to HIGH, the data in the master section
transfers into the slave section and through to the outputs.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
TRUTH TABLE
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
D
L
H
X
X
X
S*
L
L
H
L
H
R*
L
L
L
H
H
CLK
Z
Z
X
X
X
Q
L
H
H
L
Undef
Q
¯
H
L
L
H
Undef
S
1
S
8
VCC
Z = LOW to HIGH Transition
* Pins will default low when left open
D
2
D
Flip Flop
7
Q
PIN DESCRIPTION
PIN
S
D
R
CLK
Q, Q
¯
V
CC
V
EE
FUNCTION
Set Input
Data Input
Reset Input
Clock Input
Data Outputs
Positive Supply
Negative Supply
CLK
3
R
4
6
Q
R
5
VEE
1630 S. STAPLEY DR., SUITE 125
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com

AZ10EL31TR2 Related Products

AZ10EL31TR2 AZ10EL31T AZ10EL31TR1 AZ100EL31DR1 AZ100EL31DR2 AZ100EL31TR1 AZ100EL31TR2 AZ10EL31DR1 AZ10EL31DR2
Description FF/Latch FF/Latch FF/Latch FF/Latch FF/Latch FF/Latch FF/Latch FF/Latch FF/Latch
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek Arizona Microtek
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant compliant

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号