TSC21020E-20SASL3 datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSC21020E-20SASL3

TSC21020E-20SASL3: DescriptionMixed Signal Processor; CategoryThe embedded processor and controller Microcontrollers and processors; File Size481KB，37 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

TSC21020E-20SASL3 Overview

Mixed Signal Processor

TSC21020E-20SASL3 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
Reach Compliance Code	unknown
bit size	32
Format	FLOATING POINT
JESD-30 code	S-XPGA-P223
JESD-609 code	e0
Number of terminals	223
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	PGA
Encapsulate equivalent code	PGA223,18X18
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
RAM (number of words)	0
Maximum slew rate	480 mA
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	DIGITAL SIGNAL PROCESSOR, MIXED
Base Number Matches	1

Preview

Download Datasheet

View All

TSC21020E

Radiation Tolerant 32/40–Bit IEEE Floating–Point

DSP Microprocessor

Introduction

TEMIC Semiconductors is manufacturing a radiation

tolerant version of the Analog Devices ADSP–21020

32/40–Bit Floating–Point DSP.

The product is pin and code compatible with ADI

product, making system development straight forward

and cost effective, using existing development tools and

algorithms.

Features

Superscalar IEEE Floating-Point-Processor

Off-Chip Harvard Architecture Maximizes Signal Processing

Performance

40 ns, 25 MIPS Instruction Rate, Single-Cycle Execution

75 MFLOPS Peak, 50 MFLOPS Sustained Performance

1024-Point Complex FFT Benchmark : 0.78 ms

Divide (y/x) : 240 ns

Inverse Square Root (1/√x) : 360 ns

32-Bit Single-Precision and 40-Bit Extended-Precision

IEEE Floating-Point Data Formats

32-Bit Fixed-Point Formats, Integer and Fractional, with

80-Bit Accumulators

IEEE Exception Handling with Interrupt on Exception

Three Independent Computation Units : Multiplier, ALU,

and Barrel Shifter

Dual Data Address Generators with Indirect, Immediate,

Modulo, and Bit Reverse Addressing Modes

Two Off-Chip Memory Transfers in Parallel with Instruction

Fetch and Single-Cycle Multiply & ALU Operations

Multiply with Add & Subtract for FFT Butterfly

Computation

Efficient Program Sequencing with Zero-Overhead

Looping : Single-Cycle Loop Setup

Single-Cycle Register File Context Switch

15 (or 25) ns External RAM Access Time for

Zero-Wait-State, 40 ns Instruction Execution

IEEE JTAG Standard 1149.1 Test Access Port and On-Chip

Emulation Circuitry

223 CPGA package for breadboarding

256 Multi layer quad flat pack, flat leads, for flight models

Full compatible with Analog Devices ADSP-21020

Latch up better than 55 MeV

Total dose better than 50 Krad (Si)

SEU immunity better than 30 MeV/mg/cm

– Design using patent from INPG–CNRS Denis BESSOT / Raoul VELAZCO

– Product licensed from Analog Devices Inc.

MHS

Rev. D (05 Mai 98)

Recommended Resources

CD4011 circuit

SCR control buzzer circuit

PT2265 (universal) infrared remote control encoding circuit

Zero-voltage triggered AC half-wave temperature control circuit composed of temperature-controlled thyristors

VCR touch control

810E computer motherboard circuit diagram_18

TouchGFX design——by supermiao123: [font=微软雅黑][size=4][url=home.php?mod=space&uid=410185]@supermiao123[/url] [url=https://en.eeworld.com/bbs/thread-1072815-1-1.html]【ToughGFX Design】First experience based on F746DISCOVRY[/url] [url=htt...; okhxyyo stm32/stm8

EEWORLD University Hall----Overview of THS6222 Broadband PLC Line Driver: THS6222 Broadband PLC Line Driver Overview : https://training.eeworld.com.cn/course/5348...; hi5 Talking

Optimization and Implementation Method of Task Scheduling in μC/OS: μC/OS is a real-time multitasking kernel developed by Jean J.Labrosse, originally written for Motorola 8-bit processor 68HC11. In later related works, the author ported the code to PC to make it easie...; Jacktang DSP and ARM Processors

Does anyone know what model this monster is?: I would like to ask the heroes, does anyone know the model of this one, the output is 1.5V DC-DC...; 358888188 TI Technology Forum

MSP430 MCU Development Record (6): [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

Using ESP's rtc memory in mpy: In the new version of ESP series firmware (v1.11, including ESP8266 and ESP32), you can access rtc memory. For example:import machinertc = machine.RTC() rtc.memory('12345') rtc.memory()This content is...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components