EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CE1812A-121-F201GB

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00012uF, 1812,
CategoryPassive components    capacitor   
File Size53KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Download Datasheet Parametric View All

CE1812A-121-F201GB Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00012uF, 1812,

CE1812A-121-F201GB Parametric

Parameter NameAttribute value
Objectid917289327
package instruction, 1812
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.00012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length4.5 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)200 V
seriesCE1812(200V,G)
size code1812
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
width3.2 mm
What is the function of useModule in the Da Vinci routine video_copy?
When developing the video_copy routine provided by TI , I did not quite understand the functions or principles of some codes in the routine. I had the following three questions.Video_copy is divided i...
kudosherlock DSP and ARM Processors
LPS35HW's waterproof function
The LPS35HW is a digital output barometer packaged in a ceramic LGA with a hole . Please refer to the LPS35HW data sheet for its package outline and mechanical data.The LPS35HW is inherently waterproo...
littleshrimp MEMS sensors
General Concept of Frequency Response
[size=4] Frequency response representation method → Give the frequency characteristics of the common-emitter circuit → Qualitatively analyze its characteristics and the reasons for its formation, and ...
fish001 Analogue and Mixed Signal
(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds)
[i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...
bqgup Innovation Lab
ADI amplifier design practice 125 questions and answers, sharing materials
ADI amplifier design practice 125 questions and answers, sharing materials...
勤奋 ADI Reference Circuit
Construction of radio transceiver module for positioning alarm system
1. System composition: Each miner carries a radio transmitter module to detect the gas and dust concentration at the workplace in a timely manner and send the detection data to the radio receiver modu...
dwzt RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号