JCD0424D05-H datasheet, PDF - EEWORLD Datasheet

JCD0424D05-H: DescriptionDC-DC Regulated Power Supply Module, 2 Output, 4W, Hybrid, DIL-24/8; CategoryPower/power management The power supply circuit; File Size1MB，4 Pages; ManufacturerXP Power; Websitehttps://www.xppower.com/

Download Datasheet Parametric View All

JCD0424D05-H Overview

DC-DC Regulated Power Supply Module, 2 Output, 4W, Hybrid, DIL-24/8

Parameter Name	Attribute value
Objectid	1544921708
Parts packaging code	MODULE
package instruction	DIL-24/8
Contacts	24/8
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7.3
Other features	ADDITIONAL -5V OUTPUT VOLTAGE ALSO AVAILABLE
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	36 V
Minimum input voltage	18 V
Nominal input voltage	24 V
JESD-30 code	R-XDMA-P8
length	31.75 mm
Number of functions	1
Output times	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	5.1 V
Minimum output voltage	4.9 V
Nominal output voltage	5 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum seat height	10.9 mm
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	4 W
Fine-tuning/adjustable output	NO
width	20.32 mm

Mobile phone hardware R&D and design: The book consists of 23 chapters in four parts: introductory part, advanced part, advanced part and case analysis part. The content covers the basic knowledge of mobile phone hardware, basic knowledge...; arui1999 Download Centre

Research on high-speed and high-precision frequency measurement based on FPGA.docx: Research on high-speed and high-precision frequency measurement based on FPGA.docx...; 雷北城 EE_FPGA Learning Park

EEWORLD University ---- Live playback: How to develop AI camera applications faster, simpler and at a lower cost: Live playback: How to develop AI camera applications faster, simpler and at a lower cost : https://training.eeworld.com.cn/course/27381...; hi5 Integrated technical exchanges

Power Factor Compensation and PFC Technology: [i=s] This post was last edited by qwqwqw2088 on 2019-5-27 07:17 [/i] [size=4]What is power factor compensation and what is power factor correction: [/size] [size=4] [/size] [size=4] Power factor comp...; qwqwqw2088 Analogue and Mixed Signal

Shanghai Semiconductor Equipment Company Recruitment: FPGA Engineer (3 years, 25-35k): Senior FPGA Engineer (Under 33 years old 25-35k*14+year-end bonus)Job Description:1 Complete demand analysis according to system hardware structure;2 Complete FPGA logic design according to applicatio...; 职涯有乐 Recruitment

Mixer Spurious Analysis: The system's up and down frequency conversion cannot be separated from the stray. Strictly speaking, all communications cannot be separated from the stray....; btty038 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components