EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

AN12ZD0432K2L

Description
Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.0043uF, 0805,
CategoryPassive components    capacitor   
File Size359KB,19 Pages
ManufacturerAVX
Download Datasheet Parametric View All

AN12ZD0432K2L Overview

Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.0043uF, 0805,

AN12ZD0432K2L Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid717577984
package instruction, 0805
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL5.94
capacitance0.0043 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee0
length2 mm
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTape, Plastic
positive tolerance10%
Rated (DC) voltage (URdc)50 V
seriesAN
size code0805
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
width1.25 mm
Let's publish an original hydrology article "L-band small PA"
Share a small L- band PA I searched Baidu for information about L -band PA and found everything.First of all, how to define the origin of L bandLet's get into the topic Let's verify it from a theoreti...
btty038 RF/Wirelessly
Recruiting embedded software development engineers
Headhunting Position [Shenzhen] Job Responsibilities: 1. Responsible for the design of UAV flight control embedded system architecture, module function development and verification; 2. Responsible for...
ff318421749 Recruitment
485 Communication Problems
[color=#666666][font=Tahoma, Verdana, Arial,]I would like to ask an expert, does the common ground or non-common ground (isolation) of the two sides of 485 communication affect the communication dista...
chenbingjy stm32/stm8
PS2 Interface.pdf
PS2 Interface.pdf...
zxopenljx EE_FPGA Learning Park
TDC - Time to Digital Converter
When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...
FPGA菜鸡 EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号