EEWORLDEEWORLDEEWORLD

Part Number

Search

CY3724

Description
socket adapter for cy25701
CategoryModule/solution   
File Size2MB,64 Pages
ManufacturerCypress Semiconductor
Environmental Compliance  
Download Datasheet View All

CY3724 Online Shopping

Suppliers Part Number Price MOQ In stock  
CY3724 - - View Buy Now

CY3724 Overview

socket adapter for cy25701

Ultra37000 CPLD Family
5V, 3.3V, ISR™ High-Performance CPLDs
Features
• In-System Reprogrammable™ (ISR™) CMOS CPLDs
— JTAG interface for reconfigurability
— Design changes do not cause pinout changes
— Design changes do not cause timing changes
• High density
— 32 to 512 macrocells
— 32 to 264 I/O pins
— Five dedicated inputs including four clock pins
• Simple timing model
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
• 3.3V and 5V versions
• PCI-compatible
[1]
• Programmable bus-hold capabilities on all I/Os
• Intelligent product term allocator provides:
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
• Flexible clocking
— Four synchronous clocks per device
— Product term clocking
— Clock polarity control per logic block
• Consistent package/pinout offering across all densities
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
• Packages
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
— Lead (Pb)-free packages available
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
General Description
The Ultra37000™ family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and
In-System Reprogrammable (ISR), which simplifies both
design and manufacturing flows, thereby reducing costs. The
ISR feature provides the ability to reconfigure the devices
without having design changes cause pinout or timing
changes. The Cypress ISR function is implemented through a
JTAG-compliant serial interface. Data is shifted in and out
through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000
devices, ISR allows users to change existing logic designs
while simultaneously fixing pinout assignments and
maintaining system performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *E
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised March 7, 2004
Development trend of China's magnetic materials market
Development trend of China's magnetic materials market DevelopmenttrendsofmagneticmaterialsmarketinChina1 Development of China's home appliance application market In today's information society, magne...
fighting Analog electronics
12-bit ADC sample-and-hold capacitor magnitude
Does anyone know what the capacitance level is in the 12-bit ADC sample-and-hold? Because when designing the circuit, we need to use an anti-aliasing filter, and we need to consider the size relations...
无垠星空 stm32/stm8
Talk about the serial port RS485 interface of MSP430F149
The basic principle and usage of RS485 communication are the same as RS232, with the following differences.The RS232 interface can only realize point-to-point communication, but this method cannot rea...
火辣西米秀 Microcontroller MCU
First release, unboxing post? All the boards I applied for were received~
[i=s]This post was last edited by justd0 on 2021-4-17 00:11[/i]Well, roughly speaking, half a year has passed since I registered for the competition. On such an ordinary working day, a express deliver...
justd0 onsemi and Avnet IoT Innovation Design Competition
Sincerely recruit fire protection engineers
[align=left][font=宋体][size=10pt]Company Introduction: Shanghai Suojun Electric Power Technology Co., Ltd. is a high-tech enterprise integrating R&D, production and sales. The company's goal is to be c...
chwidchwid Talking about work
Can anyone tell me what "crossing zero" means?
Of course, literally speaking, zero crossing is the process when AC changes from positive voltage to negative voltage, but I want to know the cause of the circuit failure in this process? For example:...
bigbat Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号