EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

D25AP100499K1%P5

Description
Fixed Resistor, Metal Glaze/thick Film, 0.25W, 499000ohm, 200V, 1% +/-Tol, -100,100ppm/Cel, 1206,
CategoryPassive components    The resistor   
File Size121KB,7 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

D25AP100499K1%P5 Overview

Fixed Resistor, Metal Glaze/thick Film, 0.25W, 499000ohm, 200V, 1% +/-Tol, -100,100ppm/Cel, 1206,

D25AP100499K1%P5 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid895292929
Reach Compliance Codeunknown
Country Of OriginIsrael
ECCN codeEAR99
YTEOL7.85
structureChip
JESD-609 codee4
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.55 mm
Package length3.2 mm
Package formSMT
Package width1.6 mm
method of packingTR, Paper, 7 Inch
Rated power dissipation(P)0.25 W
resistance499000 Ω
Resistor typeFIXED RESISTOR
seriesD-AP
size code1206
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Tolerance1%
Operating Voltage200 V
[Xianji HPM6750 Review] Running the Edge AI Framework - TFLM Benchmark
[i=s]This post was last edited by xusiwei1236 on 2022-6-25 23:40[/i]This article will introduce what TFLM is, then introduce the official TFLM benchmark, and how to run the TFLM benchmark on the HPM67...
xusiwei1236 Domestic Chip Exchange
Analysis of capacitor filtering and EMC rectification suggestions
[size=4]1. The filtering effect of capacitors[/size] [align=center][size=4] [/size][/align][size=4]That is, the larger the frequency f, the smaller the impedance Z of the capacitor. [/size] [size=4]Wh...
qwqwqw2088 Analogue and Mixed Signal
Signal Integrity Engineering in High-Speed Digital Circuit Systems
Translated from the 1997 high-performance system design conference . Original author Donald Telian Abstract : Unlike a mature discipline, signal integrity engineering methods and practices are not wel...
JasonYoo RF/Wirelessly
Verilog HDL models at different abstraction levels.pdf
Verilog HDL models at different abstraction levels.pdf...
zxopenljx EE_FPGA Learning Park
Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?
The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....
fengzc Domestic Chip Exchange
Integrated circuit naming method
Let's learn together...
wsxpl Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号