EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

P2010E1261WNW

Description
Fixed Resistor, Thin Film, 1W, 1260ohm, 300V, 0.05% +/-Tol, 25ppm/Cel, Surface Mount, 2010, CHIP
CategoryPassive components    The resistor   
File Size143KB,10 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

P2010E1261WNW Overview

Fixed Resistor, Thin Film, 1W, 1260ohm, 300V, 0.05% +/-Tol, 25ppm/Cel, Surface Mount, 2010, CHIP

P2010E1261WNW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid284311970
package instructionCHIP
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.45
Other featuresANTI-SULFUR, HIGH PRECISION
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length5.08 mm
Package formSMT
Package width2.54 mm
method of packingWAFFLE PACK
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance1260 Ω
Resistor typeFIXED RESISTOR
size code2010
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Terminal surfaceTIN SILVER OVER NICKEL
Terminal shapeWRAPAROUND
Tolerance0.05%
Operating Voltage300 V
Common power symbols and their meanings
Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...
成都亿佰特 Switching Power Supply Study Group
EEWORLD University - Teach you how to learn LittleVGL
Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...
桂花蒸 MCU
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD
5. Common Emitter Amplifier Circuit
1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...
wang27349715 Analog electronics
CPLD technology and its application.pdf
CPLD technology and its application.pdf...
zxopenljx EE_FPGA Learning Park
FPGA Design and Implementation of HDLC Control Protocol.pdf
FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号