EEWORLDEEWORLDEEWORLD

Part Number

Search

T83C156K6R3ASZL

Description
CAPACITOR, TANTALUM, SOLID, POLARIZED, 6.3V, 15uF, SURFACE MOUNT, 2312, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size114KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

T83C156K6R3ASZL Overview

CAPACITOR, TANTALUM, SOLID, POLARIZED, 6.3V, 15uF, SURFACE MOUNT, 2312, CHIP, ROHS COMPLIANT

T83C156K6R3ASZL Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid2135684750
package instruction, 2312
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance15 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee4
Manufacturer's serial numberT83
Installation featuresSURFACE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, 7 INCH
polarityPOLARIZED
positive tolerance10%
Rated (DC) voltage (URdc)6.3 V
size code2312
surface mountYES
Delta tangent0.06
Terminal surfaceGold (Au)
Terminal shapeJ BEND
T83
www.vishay.com
Vishay Sprague
Solid Tantalum Surface Mount
T
ANTAMOUNT®
, Molded Case, Hi-Rel COTS
FEATURES
• Terminations: 100 % matte tin and tin/lead
• Standard EIA 535BAAC case sizes (A through E)
• Weibull grading and surge current test options
• Standard and low ESR options
• Mounting: Surface mount
• Compliant to RoHS Directive 2002/95/EC
• Moisture sensitivity level 1
Note
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
PERFORMANCE/ELECTRICAL CHARACTERISTICS
www.vishay.com/doc?40088
Operating Temperature:
- 55 °C to + 125 °C
(above 85 °C, voltage derating is required)
Capacitance Range:
0.1 μF to 470 μF
Capacitance Tolerance:
± 10 %, ± 20 %
Voltage Rating:
4 V
DC
to 63 V
DC
ORDERING INFORMATION
T83
TYPE
D
CASE
CODE
See
Ratings
and
Case
Codes
table.
107
CAPACITANCE
This is expressed
in picofarads. The
first two digits are
the significant
figures. The third
is the number of
zeros to follow.
K
CAPACITANCE
TOLERANCE
K = ± 10 %
M = ± 20 %
010
DC VOLTAGE
RATING AT + 85 °C
This is expressed in
volts. To complete
the three-digit block,
zeros precede the
voltage rating. A
decimal point is
indicated by an “R”
(6R3 = 6.3 V).
E
TERMINATION
AND PACKAGING
C: Matte tin/7"
(178 mm) reels
H: Matte tin/7"
(178 mm), ½ reel
E: Tin/lead /7"
(178 mm) reel
L: Tin/lead/7"
(178 mm), ½ reel
A
RELIABILITY
LEVEL
A = 1.0 %
B = 0.1 %
C = 0.01 %
S = Hi-Rel
standard
Z = Non-ER
A
SURGE
CURRENT
A = 10 cycles at
+ 25 °C
B = 10 cycles at
- 55 °C/+ 85 °C
Z = None
S = 3 cycles
at + 25 °C
S
ESR
S = Std
L = Low
DIMENSIONS
in inches (millimeters)
L
W
T
H
(MIN.)
H
P
T
W
CASE CODE
A
B
C
D
E
EIA SIZE
3216-18
3528-21
6032-28
7343-31
7343-43
L
0.126 ± 0.008
[3.2 ± 0.20]
0.138 ± 0.008
[3.5 ± 0.20]
0.236 ± 0.012
[6.0 ± 0.30]
0.287 ± 0.012
[7.3 ± 0.30]
0.287 ± 0.012
[7.3 ± 0.30]
W
0.063 ± 0.008
[1.6 ± 0.20]
0.110 ± 0.008
[2.8 ± 0.20]
0.126 ± 0.012
[3.2 ± 0.30]
0.169 ± 0.012
[4.3 ± 0.30]
0.169 ± 0.012
[4.3 ± 0.30
H
0.063 ± 0.008
[1.6 ± 0.20]
0.075 ± 0.008
[1.9 ± 0.20]
0.098 ± 0.012
[2.5 ± 0.30]
0.110 ± 0.012
[2.8 ± 0.30]
0.157 ± 0.012
[4.0 ± 0.30]
P
0.031 ± 0.012
[0.80 ± 0.30]
0.031 ± 0.012
[0.80 ± 0.30]
0.051 ± 0.012
[1.3 ± 0.30]
0.051 ± 0.012
[1.3 ± 0.30]
0.051 ± 0.012
[1.3 ± 0.30]
T
W
0.047 ± 0.004
[1.2 ± 0.10]
0.087 ± 0.004
[2.2 ± 0.10]
0.087 ± 0.004
[2.2 ± 0.10]
0.094 ± 0.004
[2.4 ± 0.10]
0.094 ± 0.004
[2.4 ± 0.10]
T
H
(MIN.)
0.028
[0.70]
0.028
[0.70]
0.039
[1.0]
0.039
[1.0]
0.039
[1.0]
Revision: 26-Jan-12
Document Number: 40077
118
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
[Share] Easy-to-understand introductory textbook on FPGA. Standardize design and avoid detours
The content of the article is easy to understand. I recommend you to download and study it. The article is too large, so it is divided into 4 compressed packages[b][color=#5E7384]This content was orig...
njiggih FPGA/CPLD
How to choose a DC-DC module power supply What is the importance of DC_DC module power supply
[p=30, null, left][color=rgb(34, 34, 34)][font="][size=4]1. Introduction DC_DC module power supplies are increasingly used in communications, industrial automation, power control, rail transit, mining...
灞波儿奔 Analogue and Mixed Signal
Performance management for electronics and hardware engineers
Dear senior experts, I would like to discuss the following two questions with you. 1. Performance management of R&D. There are many problems in the current unit. It is found that many companies are ju...
flyriz Talking about work
[Brick Drinking Water Recorder] 2022 Digi-Key Innovation Design Competition Material Unboxing
[i=s]This post was last edited by Uncle Xiaomo on 2022-7-26 09:21[/i]This time I applied for two development board kits, namely " ESP32-S2-Kaluga-1 " and " SIPEED MAIX BIT KIT ". I'm trying to lose we...
小默叔叔 DigiKey Technology Zone
【Qinheng Trial】IV. UART0
This experiment uses the serial port UART0 inside CH549 and uses timer T2 to generate the baud rate. The data is sent to the PC through the Qinheng USB to serial port module and displayed using the se...
lising DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号