EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20216156190DXDC

Description
Array/Network Resistor, Center Tap, Thin Film, 619ohm, 0.5% +/-Tol, -50,50ppm/Cel, 4427,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20216156190DXDC Overview

Array/Network Resistor, Center Tap, Thin Film, 619ohm, 0.5% +/-Tol, -50,50ppm/Cel, 4427,

FP20216156190DXDC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid977058453
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.1
structureFlatpack
Network TypeCenter Tap
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formSMT
Package width6.73 mm
resistance619 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code4427
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Tolerance0.5%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Design of vhdl digital clock
1. System design requirements Assume that the external input pulse is 1 Hz. It is required to design a digital clock with adjustable time using this frequency and capable of displaying hours, minutes ...
Aguilera DSP and ARM Processors
Can't find the target microcontroller, please give me some advice, thank you
The circuit diagram is shown in the first two figures. After clicking "Check MCU Options" or "Download/Program", it will display "Checking target MCU" all the time, as shown in the figure below: I tri...
wg2993 51mcu
TMS320C6678 ZYNQ Development Manual camera_edge_display video case
[i=s]This post was last edited by Bie Da Niu Niu on 2021-5-21 14:17[/i]The detailed information of the development manual of TMS320C6678 ZYNQ will focus on 8 major sections, including cameralink_loopb...
别打牛牛 DSP and ARM Processors
How to Become a Qualified Electronic Engineer
If you see a good article, share it with everyone. If you want to be an outstanding electronic engineer, Lao Shu can talk about his own views.To be an electronic engineer, you should start with 51, wh...
led2015 Talking
[Project Source Code] Six Golden Rules for Naming Verilog Code Based on FPGA
Six golden rules for Verilog code namingFPGA development circleSixgolden rules for naming in Verilog code.   1. Naming of system-level signals.  System-level signals refer to global signals such as re...
小梅哥 Altera SoC
Display bit variable icon--LCD display
Application Example : Using TOPWAY Smart LCD (HMT050CC-C) to display bit variable icons The first stepis to create a project The second step isto create a page and import the background image Step 3:A...
慈俭不敢为人先 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号